CA1120608A - Method for forming an insulator between layers of conductive material - Google Patents
Method for forming an insulator between layers of conductive materialInfo
- Publication number
- CA1120608A CA1120608A CA000336934A CA336934A CA1120608A CA 1120608 A CA1120608 A CA 1120608A CA 000336934 A CA000336934 A CA 000336934A CA 336934 A CA336934 A CA 336934A CA 1120608 A CA1120608 A CA 1120608A
- Authority
- CA
- Canada
- Prior art keywords
- layer
- insulator
- regions
- forming
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/116—Oxidation, differential
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/131—Reactive ion etching rie
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/141—Self-alignment coat gate
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Inorganic Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Drying Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Abstract
Abstract A method for forming an insulator between conductive layers, such as highly doped polycrystalline silicon, that involves first forming a conductive layer of, for example, polycrystalline silicon on a silicon body having substantially horizontal and substantially vertical surfaces. A conformal insulator layer is formed on the substantially horizontal and sub-stantially horizontal and vertical surfaces.
Reactive ion etching removes the insulator from the horizontal layer and provides a narrow dimensioned insulator on the vertical surfaces silicon body. Another conductive layer, which may be polycrystalline silicon, is formed over the insulator. The vertical layer dimension is adjusted depending upon the original thickness of the conformal insulator layer applied.
Reactive ion etching removes the insulator from the horizontal layer and provides a narrow dimensioned insulator on the vertical surfaces silicon body. Another conductive layer, which may be polycrystalline silicon, is formed over the insulator. The vertical layer dimension is adjusted depending upon the original thickness of the conformal insulator layer applied.
Description
llZ~)608 METHOD FOR FORMING AN INSULATOR
BETWEEN LAYERS OF CONDUCTIVE MATERIAL
Description Technical Field This invention relates to methods for forming highly dense and very small, integrated semiconductor devices, and more particularly, to forming a narrow dimensioned vertical insulator region between two conductive layers which may be composed of polycrystalline silicon.
~.~ Z0608 Background Art There has been a dramatic increase in the complexity of sillcon integrated circuits over the past ten years.
As applications develop for microprocesses and mini-computers there is an increasing demand for greatercomplexities, higher switching speeds, and smaller devices in the integrated circuit. The major technology in the semiconductor process which allows this increase complexity of integrated circuits is the lithographic technology. Over the past few years only modest reductions in line widths were achieved.
It has been the photolithographic defect level reductions which have allowed the high levels of integration to be achieved. There has been a gradual decrease in line widths from about 5 to 10 micro-meters to about 3 to 5 micrometers at the present time. Light has been used almost exclusively until the present time in the lithographic process. However, optical resolution limits make further advances much more difficult. The thrust today is to non-light lithography, and in particular to electron beam and X-ray exposure processes to achieve the higher packing densities required for the future. These problems and their possible solutions are discussed in greater detail by B. ~. Critchlow in the publica-tion entitled, 'IHigh Speed MOSFET Circuits Using Advanced Lithography", published in the Computer, Volume 9, No. 2, February 1976, pages 31 through 37.
In that publication the substantial equipment cost and complexities of X-ray and electron beam lithography are described. However, up until now it has been believed that these were the only alternatives to optical projection printing for high complexity integrated circuit devices of the future.
llZ06013 There have been other efforts to obtain narro~i llne widths in the range of 1 micrometer or less by extending standard photolighography techniques and avoiding the need to use the more expensive and S complex techniques such as electron beam or X-ray lithograph,~. One such technique is described by H. B. Pogge in IBM Technical Disclosure Bulletin, November 1976, Volume No. 6, entitled "Narrow Line Widths Masking Method." This method involves the use of a porous silicon followed by oxidation of the porous silicon. Another technique is described by S. A. Abbas, et al, IBM*Technical Disclosure Bulletin, Volume 20, No. 4, September 1977, pages 1376 through 1378. Tllis Technical Disclosure Bull~tin describes the use of polycrystalline silicon masking layers which are made into masks by first using an intermediate mask of oxidation blocking material, such as silicon nitride in the formation of the poly-crystalline silicon. Line dimensions below about 2 micrometers may be obtained by this technique.
Plasma or reactive ion etching is a technique which has been developed for etching metals, semiconductor materials and dielectrics in the manufacture of integrated circuit devices. In particular, the method of reactive ion etching which is capable of doing anisotropic etching wherein very high aspect ratios can be obtained, that is the ratio of vertical etching is much greater than the horizontal etching. The process involves the use of a plasma or ionized gas containing a variety of highly reactive particles such as ions, free electrons and free radicals. The plasmas used in etching may be maintained at relatively low temperatures of the order up to 250C and low pressures in the range of 0.005 to 20 torr. The particles in the plasma are largely free radicals which cause the plasmas intense reactivity. The ion population in low temperature plasma is of the *Registered Trade Mark l~'Z~)~O~
1 order of one percent of the particles. "A Survey of Plasma-Etching Processes" by Richard L. Bersin published in Solid State Technology, May 1976, pages 31 through 36 in great detail describe the plasma etching process and lts application to semiconductor materials. The process has been used to make trenches or openings in silicon semiconductor bodies of various patterns as shown by Arthur K. Hochberg, U.S. Patent No. 3,966,577 issued June 29, 1976; J.A. Bondur U.S.
Patent No. 4,104,086, issued August 1, 197~, and assigned to the assignee of the present patent applica-tion; and J.A. Bondur et al U.S. Patent No. 4,139,442, issued February 13, 1979, assigned to the assignee of the present patent application. Further information about the process for reactive ion or plasma etching may be more fully understood by reference to the J.N.
Harvilchuck, et al, French Patent No. 7610361, granted July 2, 1979. The RF induced plasma in the aforesaid French Patent No. 7610361 is reactive chlorine, bromine or iodine specie. A precise description of the RF dis-charge apparatus and the processing is given in detail in that patent.
A major problem in very dense integrated circuits is the electrical contacts to the various elements and devices in the silicon integrated circuits. It is necessary to have multilevels of metallurgy in the order of 2, 3, 4 or more levels of metallurgy to contact to the large number of devices within the integrated circuits. Fur-ther, it is necessary to electrically isolate each ofthese conductors in the multilayer conductive structures from one another. The buildup of these multilayer con-ductive structures on the surface of the silicon body present planarity problems for the lithography process steps which can 0~08 cause defects in the structures through incomplete exposure of the lithographic layers. Examples of multilayer conductive structures in integrated circuits using highly doped polycrystalline silicon as the conductive layers may be seen in the R. C.
Wang U.S. patent 3,750,268 issued August 7, 1973;
R. T. Simko, et al, U.S. 3,984,822 issued October 5, 1976; R. T. Simko, et al, U.S. 3,996,657 issued December 14, 1976; J. M. Caywood, U.S. 3,943,543 issued March 9, 976; and L. R. Walsh U.S. 4,097,885 issued June 27, 1978.
In the usual methods for forming double poly-crystalline silicon multilayer structures, silicon dioxide is used as the insulator between the layers.
The silicon dioxide thickness between two poly-crystalline layers is normally directly related to the thickness of the silicon gate oxide where a FET
type device is being made. The usual thermal oxidation is used to form the silicon dioxide thickness.
It is the object of the invention to provide methods for forming an insulator of any desired thickness between the conductive layers and, in particular, on the vertical regions between the layers of conductive material.
Summary of the Present Invention In accordance with the present invention, a method for forming an insulator between conductive layers is described wherein conductive material regions having substantially horiæontal surfaces and substantially vertical surfaces are formed on the monocrystalline silicon body. A conformal insulator layer is formed on both the substantially horizontal surfaces and the substantially vertical surfaces.
za60~
The thickness of the insulator layer is the desired thickness of the insulator on the substantially vertical surfaces between the conducting layers to be formed. The structure is placed in a reactive ion etching ambient where the insulator layer is substantially removed from the horizontal surfaces and has no significant effect on the insulator on the vertical region of the silicon body. A
conductive layer is then formed over the vertical insulator. The conductive metal material regions and the conductive layer are both preferably polycrystalline silicon.
High density bipolar integrated circuit devices having an insulator between conductive layers may be manufactured according to the present technique wherein a silicon body having a pattern of mono-crystalline silicon regions isolated from one another is used. A base region is formed in certain of the monocrystalline regions. An insulator is formed over the surface of the silicon body having a pattern with openings for the base contacts to the base regions therein. A layer of polycrystalline silicon is deposited over the insulator. An insulator coating is formed on top of the polycrystalline layer.
This insulator coating and polycrystalline layer is removed at the locations where the emitter and collector reach-through are to be formed. The remaining regions of the polycrystalline layer has substantially horizontal surfaces and substantially vertical surfaces. A conformal insulator layer is formed on both the substantially horizontal surfaces and substantially vertical surfaces. The structure is placed in the reactive ion etching ambient for the conformal insulating layer to substantially remove the horizontal conformal insulating layer )608 and to provide a narrow dimensioned vertical insulating region on the polycrystalline layer.
The emitter and collector reach-through regions within the monocrystalline silicon region are formed by conventional diffusion or ion implanta-tion techniques. A conductive layer is formed over the vertical insulating region and the insulator coating on the surface of the polycrystalline regions. The resulting bipolar integrated circuit has vertical insulating regions tailored to the desired thickness by the choice of the thickness of the conformal coating.
Field effect device integrated circuit structures may be similarly fabricated. A first insulator layer having the desired thickness of the gate insulator is formed on the surface of a mono-crystalline silicon body. A first polycrystalline silicon layer is deposited over the first insulator layer. A second insulator layer is formed on the surface of the first polycrystalline silicon layer.
The second insulator layer and the first polycrystalline silicon layer are removed from portions of the first insulator layer to form the gate electrode and which results in regions of the polycrystalline layer having substantially horizontal surfaces and sub-stantially vertical surfaces. A conformal insulating layer on both the substantially horizontal surfaces and substantially vertical surfaces is deposited. The structure is placed in the reactive ion etching ambient for the conformal insulating layer to sub-stantially remove the horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on the polycrystalline layer. A
second polycrystalline silicon layer is deposited over the vertical insulating region. A third insulator 11'~060~3 -layer is formed over the second polycrystalline layer.
layer. A second insulator layer is formed on the surface of the first polycrystalline silicon layer.
The second insulator layer and the first polycrystalline silicon layer are removed from portions of the first insulator layer to form the gate electrode and which results in regions of the polycrystalline layer having substantially horizontal surfaces and sub-stantially vertical surfaces. A conformal insulating layer on both the substantially horizontal surfaces and substantially vertical surfaces is deposited. The structure is placed in the reactive ion etching ambient for the conformal insulating layer to sub-stantially remove the horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on the polycrystalline layer. A
second polycrystalline silicon layer is deposited over the vertical insulating region. A third insulator layer is formed over the second polycrystalline layer.
The third insulator layer and the second polycrystalline silicon layer are removed in the desired pattern to connect the field effect devices in the integrated circuit. The second insulator layer and the first polycrystalline silicon layer are removed in the areas where diffused regions are required for the field effect devices and that diffusion or ion implantation is done to form the diffused regions. Again, a specifically tailored narrow dimensioned vertical insulating region is formed by this method between the polycrystalline silicon layers.
Brief Description of the Drawings The drawings show the following:
FIG. 1 through Show the formation of an insulator l~Z0608 between conductive layers for a bipolar type of integrated circuit.
FIG. 6 through 9 13 Illustrate a method for forming an insulator between conductive layers for a FET random access memory (RAM) type of integrated circuit.
Disclosure of the Invention Referring now more particularly to Figures 1 through 5, the manufacturing steps for a bipolar transistor utilizing the present method for forming an insulator between conducting layers is described. Figure 1 illustrates one small, greatly enlarged portion of a silicon body which will be used to form a very dense bipolar integrated circuit. A P- substrate of monocrystalline silicon 20 has a blanket subcollector N+ diffusion 21 made therein. An epitaxial N layer 22 is then grown on top of the substrate. These processes are standard processes in the formation of, for example, NPN bipolar transistors. The substrate is typically a <100> crystalographic orientation silicon wafer having a resistance of the order of 1 to 20 ohm-cm. The subcollector diffusion is typically formed using arsenic having a surface concentration of about 102 atoms/cm3.
The epitaxial growth process to form layer 22 may be by conventional techniques, such as the use of 30 SiC14/H2 or SiH4/H2 mixtures at temperatures about lOOO~C to 1200C. During the epitaxial growth the dopant in the N+ layer moves into the epitaxial layer.
The thickness of the epitaxial layer for highly )60~
dense integrated circuits is of the order of 3 micrometers or less. A mas~, such as a thermally grown silicon dioxide layer 23, is formed on the surface of the epitaxial layer 22 and by suitable photolighographic and etching techniques mask openings are formed therein.
The next series of steps involves the formation of isolation means for isolating regions of mono-crystalline silicon from other regions of mono-crystalline silicon. The isolation may be by backbiasing PN junctions, partial dielectric isolation or complete dielectric isolation. The dielectric materials used may be silicon dioxide, glass, etc.
The preferred isolation for highly dense integrated circuits is dielectric isolation. The Figure 1 shows partial dielectric isolation with dielectric regions 25 isolating monocrystalline silicon regions of the silicon body from one another and a region 26 which isolates the base emitter region from the collector reach-through region. There are many ways in the art to form dielectric regions of this type. It is preferred to use the process described in the J.A. Bondur et al U.S. Patent No. 4,104,086, issued August 1, 1978, and assigned to the assignee of the present patent application. In that patent, the process for forming partial dielectric iso-lation for regions 25 and 26 is described in detail.
An insulating layer 28 which may be thermally grown silicon dioxide is formed on the surface of the silicon body. This insulating layer may be alterna-tively one or a combination of known insulating materials such as silicon nitride, aluminum trioxide, or the like, in addition to thermally grown silicon .. .. ... . .
060~
dioxide. The insulating layer 28 where it is silicon dioxide may be thermally grown in an oxygen or oxygen-water vapor ambient at a temperature of about 970C. A second method for growing silicon dioxide involves the use of a chemical vapor deposition process wherein SiH4, 2 at about 450C; or SiH2C12, N2O at a temperature of about 800C under atmospheric or low pressure conditions. The deposition of silicon nitride is usually formed by chemical vapor deposition using the following process conditions: SiH4, NH3 and ~2 carrier gas at a temperature of about 800C
under atmospheric or low pressure conditions as discussed in the V. Y. Doo U.S. Patent 4,089,992.
Standard photolithography and etching techniques are utili7ed to make openings in the insulating layer 28.
The openings in layer 28 are located where it is desired to have the base region for bipolar transistors.
The present process is now described for manufacturing a NPN bipolar transistor. Alternatively, a PNP
transistor can be made by simply reversing the conductivities of the regions. Where an NPN transistor is to be made, the P type base region is formed by conventional diffusion or ion implantation techniques.
The base region is 30. It is preferred that the base region abut the dielectric isolation regions, as shown in the drawing. The layer 28 is then removed over the regions planned to be collector reach-through by the usual lithography and etching techniques to produce to Figure 1 structure. A coating 32 of P doped polycrystalline silicon is now deposited over the entire wafer by using a mixture of silane and diborane in a hydrogen ambient in temperature range of 500 to 1000C. Alternatively, the polycrystalline silicon can be deposited and then doped by an ion implantation process. Other P type dopants can be alternatively used. The operative thickness of the polycrystalline silicon is between 1000 to 10,000 Angstroms with 4000 Angstroms preferred. Should the thickness be greater than about lO,000 Angstroms, planarity problems arise and make it difficult to fabricate high circuit density chips. If the thickness is less than about lO00 Angstroms, the resistance of the polycrystalline silicon layer becomes slgnificant to adversely affect the performance of the device.
The preferred doping level is between about lOl9 to 10 atoms/cm . The polycrystalline silicon makes an electrical contact to the base region and all other areas are formed on top of the silicon dioxide mask layer 28. Photolithography and etching techniques are utilized to remove the polycrystalline silicon layer 32 in areas where the collector reach-through is designated. Polycrystalline silicon layer 32 can be removed in, for example, the wiring channels or where Schottky barrier devices are wanted.
The structure is placed in an oxygen or oxygen-water vapor ambient to form the silicon dioxide layer 34 on the surface of the polycrystalline silicon. The thermal oxidation process typically involves a temperature of 970C. Standard photolithography and etching techniques may be utilized to form openings in this silicon dioxide layer 34 over the areas which are designated to be the emitter areas and the collector reach-through areas. The thickness of the silicon dioxide mask is typically 2000 to 20,000 Angstroms. The structure is placed in a reactive ion or plasma etching environment for a polycrystalline silicon having typically the conditions as follows:
for example, Cl2-Argon or CCl4-Argon, RF parallel plate structure about lO microns pressure, 0.16 watts/cm2 power density and 10 cc/minute flow rate and using the apparatus described in Harvilchuck, et al French patent mentioned above. The reactive )6()8 ion etching process is completed when the mono-crystalline silicon region is reached.
The resultlng structure is shown in Figure 2 wherein the emitter window and the collector reach-through window produces regions in the silicon structure having horizontal surfaces 36 and vertical surfaces 37.
A conformal insulator layer 38 is deposited on both the substantially horizontal surfaces 36 and the substantially vertical surfaces 37. This layer 38 is typically formed by chemical vapor deposition.
This conformal insulator layer may be one of several insulating materials, such as silicon dioxide, silicon nitride, aluminum oxide and combinations of these materials.
Figure 3 shows the result of this step. The thickness of the conformal layer 38 is chosen for device design purposes such as the emitter-base separation. The thickness of the conformal insulator layer is between about 500 to 20,000 Angstroms and preferably 4000 Angstroms. The thickness may depend upon the particular insulator used. Where the thickness is greater than 20,000 A longer etching times are required. Where the thickness is less than 500 A
shorting of emitter contact to the polycrystalline silicon or base region would arise.
` The Figure 3 structure is placed into a suitable reactive ion etching ambient for the material of layer 38. For example, in etching silicon dioxide, the conditions are such that an etch ratio of about 0 10 (SiO2) is desirable. Over etching is needed to i ) be sure SiO2 is removed and/or etch stop indicator is used. The reactive ion etching process substantially ~lZS~608 removes the horizontal portion of layer 38 and provides the narrow dimensioned vertical region on the silicon body which is shown in Figure 4.
The next step is to provide the emitter 40 and collector reach-through 42 regions. Where it is desired to form the N+ emitter region 40 and collector reach-through region 42 by means of thermal diffusion, the reactive ion etching of layer 38 is accomplished all the way down to the bare silicon surface and the thermal diffusion process for an N type impurity, such as arsenic or phosphorus under the usual conditions for ma}~ing emitter diffusions and depending on the desired emitter depth and, for example, an arsenic capsule at 1050C may be utilized. Where it is desired to ion implant impurities into the body to form the emitter region 40 and collector reach-through region 42, it is preferable to implant these impurities through a thin insulating screen layer. The formation of this screen is accomplished simply by allowing the reactive ion etching to remove the insulator from the horizontal surfaces, except for a thin screen layer (not shown). Alternatively, the insulator is completely removed and a thin silicon dioxide is grown to form the screen. The structure is then placed in ion implantation apparatus wherein ions and other desired impurities such as arsenic or phosphorus, or the like, pass through the screen layer (not shown) to form the diffused regions 40 and 42. The conditions of such an ion implantation process are a lO atoms/cm dose of arsenic at lO0 KeV
power. A drive-in step involves a temperature of about 1050C in an oxidizing atmosphere. The metallization and formation of electrical contacts may be accomplished by P+ Si contact formation, Al evaporation, lithography and etching to form the )60~3 desired conductor pattern on the surface of the integrated circuit.
Referring now to Figures 6 through 13, a field effect memory inte~rated circuit of the random access memory (RAM) type is described. Figure 6 shows a P type substrate 50 having a 10 ohm-cm resistivity. The substrate is divided into regions by dielectric isolation pattern 52. The regions are designated to be each single cell of a random access memory integrated circuit. The field effect gate insulator layer 54 is deposited over the surface of the body 50.
The gate insulator 54 of the FET integrated circuit structure may be composed of a variety of insulators which include silicon dioxide and silicon nitride and combinations of these insulators. However, it is preferred that the insulator be silicon dioxide and that it is formed by means of thermal oxidation.
The thickness of the gate insulator is preferred to be -less than about 1000 Angstroms. `
A first layer 56 of polycrystalline silicon is deposited over the gate oxide layer 54. The polycrystalline silicon is N+ doped with phosphorus. The poly-crystalline silicon is deposited by means of chemical vapor deposition from SiH4 reduction at about 600C
under atmospheric or low pressure conditions. The thickness of the polycrystalline silicon is between about 1000 to 10,000 Angstroms and preferably 4000 Angstroms. The structure is then placed in an oxygen or oxygen-water vapor ambient at 970C and a thermally grown second silicon dioxide insulator layer 58 is formed upon the polycrystalline layer 56. Alternatively, the silicon dioxide may be formed by means of chemical vapor deposition. The resulting structure is shown in Figure 7.
l~Z0608 Openings are formed in the second insulator layer 58 by standard photolithography and etching techniques.
The openings are located over areas in certain of the cells where the storage electrode will eventually be formed. The reactive ion etching process is utilized to etch the first polycrystalline layer 56 in the openings of the layer 58. The transfer electrode is partially defined by this reactive ion etching step.
A further result of the reactive ion etching step is the substantially horizontal surfaces 60 and sub-stantially vertical surfaces 61 on the semiconductor body, as shown in Figure 8. A conformal insulating layer 62 is now deposited on both the substantially horizontal surfaces 60 and substantially vertical surfaces 61. This layer is an insulating layer and as described in the bipolar integrated circuit embodiment may be composed of a variety of insulating materials. Further the thickness of this layer defines the vertical insulator thickness between the layers of conductive material in the final field effect integrated circuit structure. The thickness is preferably between about 1000 to 5000 Angstroms.
The thickness of the conformal insulating layer is preferably 2000 Angstroms. The reactive ion or plasma etching is accomplished for the specific insulator used to substantially remove the horizontal conformal insulating layer 62 while providing a narrow dimensioned vertical insulating region on the first polycrystalline silicon layer 61. The result is shown in Figure 10. A second polycrystalline silicon layer or similar conductive material 64 is deposited over the vertical insulating region 62 and the insulating layer 58 which cover the first polycrystalline silicon layer 56. A third insulator layer 65 is formed on the surface of the second polycrystalline silicon layer 64 by similar techniques as described above.
A portion of the third insulator layer 65 and second polycrystalline silicon layer 64 are removed in the desired pattern to connect the field effect devices in the integrated circuit structure. The second insulating layer 58 and first polycrystalline silicon layer 56 are also removed by suitable etching techniques in the desired patterns to obtain openings down to the silicon body 50 where it is desired to form diffused regions for the field effect devices of the integrated circuit. Then, as shown in Figure 13, the N+ diffused region 68 for the storage cell is formed. This region 68 may alternative be formed by ion implantation through a screen silicon dioxide as described above.
The structure of Figure 13 is formed in the example as a random access memory field effect transistor device. The diffused region 68 is connected as the bit line. ~he silicon gate electrode is 70 which is also connected as the word line. The field effect transistor channel is under the gate region 70. The polycrystalline region 72 acts as one electrode for the capacitor 74 of the storage cell while the substrate acts as the other electrode for the capacitor. The electrode 72 is connected to a DC source.
The silicon dioxide in the transfer region may be of different thickness than the silicon dioxide in the storage region. This can be accomplished by, for example, in Figure 7 grow a substantially thicker silicon dioxide layer 58 than in layer 54. In Figure 8 the layers 54 and 58 are subjected to reactive ion etching until the exposed layer 54 is removed. Some of the silicon dioxide layer of 58 is also removed, but sufficient silicon dioxide is FI9-7$-021 llZ()608 present to provide its function. Then the silicon dioxide layer 54 is reformed to the desired thickness by conventional means.
The method can be used whenever it is desired to uncouple the thickness of the vertical insulating layer from the horizontal insulating layer present on the surface of a silicon integrated circuit.
The method can find uses in, for example, charge coupled device and FET logic integrated circuits.
While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.
BETWEEN LAYERS OF CONDUCTIVE MATERIAL
Description Technical Field This invention relates to methods for forming highly dense and very small, integrated semiconductor devices, and more particularly, to forming a narrow dimensioned vertical insulator region between two conductive layers which may be composed of polycrystalline silicon.
~.~ Z0608 Background Art There has been a dramatic increase in the complexity of sillcon integrated circuits over the past ten years.
As applications develop for microprocesses and mini-computers there is an increasing demand for greatercomplexities, higher switching speeds, and smaller devices in the integrated circuit. The major technology in the semiconductor process which allows this increase complexity of integrated circuits is the lithographic technology. Over the past few years only modest reductions in line widths were achieved.
It has been the photolithographic defect level reductions which have allowed the high levels of integration to be achieved. There has been a gradual decrease in line widths from about 5 to 10 micro-meters to about 3 to 5 micrometers at the present time. Light has been used almost exclusively until the present time in the lithographic process. However, optical resolution limits make further advances much more difficult. The thrust today is to non-light lithography, and in particular to electron beam and X-ray exposure processes to achieve the higher packing densities required for the future. These problems and their possible solutions are discussed in greater detail by B. ~. Critchlow in the publica-tion entitled, 'IHigh Speed MOSFET Circuits Using Advanced Lithography", published in the Computer, Volume 9, No. 2, February 1976, pages 31 through 37.
In that publication the substantial equipment cost and complexities of X-ray and electron beam lithography are described. However, up until now it has been believed that these were the only alternatives to optical projection printing for high complexity integrated circuit devices of the future.
llZ06013 There have been other efforts to obtain narro~i llne widths in the range of 1 micrometer or less by extending standard photolighography techniques and avoiding the need to use the more expensive and S complex techniques such as electron beam or X-ray lithograph,~. One such technique is described by H. B. Pogge in IBM Technical Disclosure Bulletin, November 1976, Volume No. 6, entitled "Narrow Line Widths Masking Method." This method involves the use of a porous silicon followed by oxidation of the porous silicon. Another technique is described by S. A. Abbas, et al, IBM*Technical Disclosure Bulletin, Volume 20, No. 4, September 1977, pages 1376 through 1378. Tllis Technical Disclosure Bull~tin describes the use of polycrystalline silicon masking layers which are made into masks by first using an intermediate mask of oxidation blocking material, such as silicon nitride in the formation of the poly-crystalline silicon. Line dimensions below about 2 micrometers may be obtained by this technique.
Plasma or reactive ion etching is a technique which has been developed for etching metals, semiconductor materials and dielectrics in the manufacture of integrated circuit devices. In particular, the method of reactive ion etching which is capable of doing anisotropic etching wherein very high aspect ratios can be obtained, that is the ratio of vertical etching is much greater than the horizontal etching. The process involves the use of a plasma or ionized gas containing a variety of highly reactive particles such as ions, free electrons and free radicals. The plasmas used in etching may be maintained at relatively low temperatures of the order up to 250C and low pressures in the range of 0.005 to 20 torr. The particles in the plasma are largely free radicals which cause the plasmas intense reactivity. The ion population in low temperature plasma is of the *Registered Trade Mark l~'Z~)~O~
1 order of one percent of the particles. "A Survey of Plasma-Etching Processes" by Richard L. Bersin published in Solid State Technology, May 1976, pages 31 through 36 in great detail describe the plasma etching process and lts application to semiconductor materials. The process has been used to make trenches or openings in silicon semiconductor bodies of various patterns as shown by Arthur K. Hochberg, U.S. Patent No. 3,966,577 issued June 29, 1976; J.A. Bondur U.S.
Patent No. 4,104,086, issued August 1, 197~, and assigned to the assignee of the present patent applica-tion; and J.A. Bondur et al U.S. Patent No. 4,139,442, issued February 13, 1979, assigned to the assignee of the present patent application. Further information about the process for reactive ion or plasma etching may be more fully understood by reference to the J.N.
Harvilchuck, et al, French Patent No. 7610361, granted July 2, 1979. The RF induced plasma in the aforesaid French Patent No. 7610361 is reactive chlorine, bromine or iodine specie. A precise description of the RF dis-charge apparatus and the processing is given in detail in that patent.
A major problem in very dense integrated circuits is the electrical contacts to the various elements and devices in the silicon integrated circuits. It is necessary to have multilevels of metallurgy in the order of 2, 3, 4 or more levels of metallurgy to contact to the large number of devices within the integrated circuits. Fur-ther, it is necessary to electrically isolate each ofthese conductors in the multilayer conductive structures from one another. The buildup of these multilayer con-ductive structures on the surface of the silicon body present planarity problems for the lithography process steps which can 0~08 cause defects in the structures through incomplete exposure of the lithographic layers. Examples of multilayer conductive structures in integrated circuits using highly doped polycrystalline silicon as the conductive layers may be seen in the R. C.
Wang U.S. patent 3,750,268 issued August 7, 1973;
R. T. Simko, et al, U.S. 3,984,822 issued October 5, 1976; R. T. Simko, et al, U.S. 3,996,657 issued December 14, 1976; J. M. Caywood, U.S. 3,943,543 issued March 9, 976; and L. R. Walsh U.S. 4,097,885 issued June 27, 1978.
In the usual methods for forming double poly-crystalline silicon multilayer structures, silicon dioxide is used as the insulator between the layers.
The silicon dioxide thickness between two poly-crystalline layers is normally directly related to the thickness of the silicon gate oxide where a FET
type device is being made. The usual thermal oxidation is used to form the silicon dioxide thickness.
It is the object of the invention to provide methods for forming an insulator of any desired thickness between the conductive layers and, in particular, on the vertical regions between the layers of conductive material.
Summary of the Present Invention In accordance with the present invention, a method for forming an insulator between conductive layers is described wherein conductive material regions having substantially horiæontal surfaces and substantially vertical surfaces are formed on the monocrystalline silicon body. A conformal insulator layer is formed on both the substantially horizontal surfaces and the substantially vertical surfaces.
za60~
The thickness of the insulator layer is the desired thickness of the insulator on the substantially vertical surfaces between the conducting layers to be formed. The structure is placed in a reactive ion etching ambient where the insulator layer is substantially removed from the horizontal surfaces and has no significant effect on the insulator on the vertical region of the silicon body. A
conductive layer is then formed over the vertical insulator. The conductive metal material regions and the conductive layer are both preferably polycrystalline silicon.
High density bipolar integrated circuit devices having an insulator between conductive layers may be manufactured according to the present technique wherein a silicon body having a pattern of mono-crystalline silicon regions isolated from one another is used. A base region is formed in certain of the monocrystalline regions. An insulator is formed over the surface of the silicon body having a pattern with openings for the base contacts to the base regions therein. A layer of polycrystalline silicon is deposited over the insulator. An insulator coating is formed on top of the polycrystalline layer.
This insulator coating and polycrystalline layer is removed at the locations where the emitter and collector reach-through are to be formed. The remaining regions of the polycrystalline layer has substantially horizontal surfaces and substantially vertical surfaces. A conformal insulator layer is formed on both the substantially horizontal surfaces and substantially vertical surfaces. The structure is placed in the reactive ion etching ambient for the conformal insulating layer to substantially remove the horizontal conformal insulating layer )608 and to provide a narrow dimensioned vertical insulating region on the polycrystalline layer.
The emitter and collector reach-through regions within the monocrystalline silicon region are formed by conventional diffusion or ion implanta-tion techniques. A conductive layer is formed over the vertical insulating region and the insulator coating on the surface of the polycrystalline regions. The resulting bipolar integrated circuit has vertical insulating regions tailored to the desired thickness by the choice of the thickness of the conformal coating.
Field effect device integrated circuit structures may be similarly fabricated. A first insulator layer having the desired thickness of the gate insulator is formed on the surface of a mono-crystalline silicon body. A first polycrystalline silicon layer is deposited over the first insulator layer. A second insulator layer is formed on the surface of the first polycrystalline silicon layer.
The second insulator layer and the first polycrystalline silicon layer are removed from portions of the first insulator layer to form the gate electrode and which results in regions of the polycrystalline layer having substantially horizontal surfaces and sub-stantially vertical surfaces. A conformal insulating layer on both the substantially horizontal surfaces and substantially vertical surfaces is deposited. The structure is placed in the reactive ion etching ambient for the conformal insulating layer to sub-stantially remove the horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on the polycrystalline layer. A
second polycrystalline silicon layer is deposited over the vertical insulating region. A third insulator 11'~060~3 -layer is formed over the second polycrystalline layer.
layer. A second insulator layer is formed on the surface of the first polycrystalline silicon layer.
The second insulator layer and the first polycrystalline silicon layer are removed from portions of the first insulator layer to form the gate electrode and which results in regions of the polycrystalline layer having substantially horizontal surfaces and sub-stantially vertical surfaces. A conformal insulating layer on both the substantially horizontal surfaces and substantially vertical surfaces is deposited. The structure is placed in the reactive ion etching ambient for the conformal insulating layer to sub-stantially remove the horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on the polycrystalline layer. A
second polycrystalline silicon layer is deposited over the vertical insulating region. A third insulator layer is formed over the second polycrystalline layer.
The third insulator layer and the second polycrystalline silicon layer are removed in the desired pattern to connect the field effect devices in the integrated circuit. The second insulator layer and the first polycrystalline silicon layer are removed in the areas where diffused regions are required for the field effect devices and that diffusion or ion implantation is done to form the diffused regions. Again, a specifically tailored narrow dimensioned vertical insulating region is formed by this method between the polycrystalline silicon layers.
Brief Description of the Drawings The drawings show the following:
FIG. 1 through Show the formation of an insulator l~Z0608 between conductive layers for a bipolar type of integrated circuit.
FIG. 6 through 9 13 Illustrate a method for forming an insulator between conductive layers for a FET random access memory (RAM) type of integrated circuit.
Disclosure of the Invention Referring now more particularly to Figures 1 through 5, the manufacturing steps for a bipolar transistor utilizing the present method for forming an insulator between conducting layers is described. Figure 1 illustrates one small, greatly enlarged portion of a silicon body which will be used to form a very dense bipolar integrated circuit. A P- substrate of monocrystalline silicon 20 has a blanket subcollector N+ diffusion 21 made therein. An epitaxial N layer 22 is then grown on top of the substrate. These processes are standard processes in the formation of, for example, NPN bipolar transistors. The substrate is typically a <100> crystalographic orientation silicon wafer having a resistance of the order of 1 to 20 ohm-cm. The subcollector diffusion is typically formed using arsenic having a surface concentration of about 102 atoms/cm3.
The epitaxial growth process to form layer 22 may be by conventional techniques, such as the use of 30 SiC14/H2 or SiH4/H2 mixtures at temperatures about lOOO~C to 1200C. During the epitaxial growth the dopant in the N+ layer moves into the epitaxial layer.
The thickness of the epitaxial layer for highly )60~
dense integrated circuits is of the order of 3 micrometers or less. A mas~, such as a thermally grown silicon dioxide layer 23, is formed on the surface of the epitaxial layer 22 and by suitable photolighographic and etching techniques mask openings are formed therein.
The next series of steps involves the formation of isolation means for isolating regions of mono-crystalline silicon from other regions of mono-crystalline silicon. The isolation may be by backbiasing PN junctions, partial dielectric isolation or complete dielectric isolation. The dielectric materials used may be silicon dioxide, glass, etc.
The preferred isolation for highly dense integrated circuits is dielectric isolation. The Figure 1 shows partial dielectric isolation with dielectric regions 25 isolating monocrystalline silicon regions of the silicon body from one another and a region 26 which isolates the base emitter region from the collector reach-through region. There are many ways in the art to form dielectric regions of this type. It is preferred to use the process described in the J.A. Bondur et al U.S. Patent No. 4,104,086, issued August 1, 1978, and assigned to the assignee of the present patent application. In that patent, the process for forming partial dielectric iso-lation for regions 25 and 26 is described in detail.
An insulating layer 28 which may be thermally grown silicon dioxide is formed on the surface of the silicon body. This insulating layer may be alterna-tively one or a combination of known insulating materials such as silicon nitride, aluminum trioxide, or the like, in addition to thermally grown silicon .. .. ... . .
060~
dioxide. The insulating layer 28 where it is silicon dioxide may be thermally grown in an oxygen or oxygen-water vapor ambient at a temperature of about 970C. A second method for growing silicon dioxide involves the use of a chemical vapor deposition process wherein SiH4, 2 at about 450C; or SiH2C12, N2O at a temperature of about 800C under atmospheric or low pressure conditions. The deposition of silicon nitride is usually formed by chemical vapor deposition using the following process conditions: SiH4, NH3 and ~2 carrier gas at a temperature of about 800C
under atmospheric or low pressure conditions as discussed in the V. Y. Doo U.S. Patent 4,089,992.
Standard photolithography and etching techniques are utili7ed to make openings in the insulating layer 28.
The openings in layer 28 are located where it is desired to have the base region for bipolar transistors.
The present process is now described for manufacturing a NPN bipolar transistor. Alternatively, a PNP
transistor can be made by simply reversing the conductivities of the regions. Where an NPN transistor is to be made, the P type base region is formed by conventional diffusion or ion implantation techniques.
The base region is 30. It is preferred that the base region abut the dielectric isolation regions, as shown in the drawing. The layer 28 is then removed over the regions planned to be collector reach-through by the usual lithography and etching techniques to produce to Figure 1 structure. A coating 32 of P doped polycrystalline silicon is now deposited over the entire wafer by using a mixture of silane and diborane in a hydrogen ambient in temperature range of 500 to 1000C. Alternatively, the polycrystalline silicon can be deposited and then doped by an ion implantation process. Other P type dopants can be alternatively used. The operative thickness of the polycrystalline silicon is between 1000 to 10,000 Angstroms with 4000 Angstroms preferred. Should the thickness be greater than about lO,000 Angstroms, planarity problems arise and make it difficult to fabricate high circuit density chips. If the thickness is less than about lO00 Angstroms, the resistance of the polycrystalline silicon layer becomes slgnificant to adversely affect the performance of the device.
The preferred doping level is between about lOl9 to 10 atoms/cm . The polycrystalline silicon makes an electrical contact to the base region and all other areas are formed on top of the silicon dioxide mask layer 28. Photolithography and etching techniques are utilized to remove the polycrystalline silicon layer 32 in areas where the collector reach-through is designated. Polycrystalline silicon layer 32 can be removed in, for example, the wiring channels or where Schottky barrier devices are wanted.
The structure is placed in an oxygen or oxygen-water vapor ambient to form the silicon dioxide layer 34 on the surface of the polycrystalline silicon. The thermal oxidation process typically involves a temperature of 970C. Standard photolithography and etching techniques may be utilized to form openings in this silicon dioxide layer 34 over the areas which are designated to be the emitter areas and the collector reach-through areas. The thickness of the silicon dioxide mask is typically 2000 to 20,000 Angstroms. The structure is placed in a reactive ion or plasma etching environment for a polycrystalline silicon having typically the conditions as follows:
for example, Cl2-Argon or CCl4-Argon, RF parallel plate structure about lO microns pressure, 0.16 watts/cm2 power density and 10 cc/minute flow rate and using the apparatus described in Harvilchuck, et al French patent mentioned above. The reactive )6()8 ion etching process is completed when the mono-crystalline silicon region is reached.
The resultlng structure is shown in Figure 2 wherein the emitter window and the collector reach-through window produces regions in the silicon structure having horizontal surfaces 36 and vertical surfaces 37.
A conformal insulator layer 38 is deposited on both the substantially horizontal surfaces 36 and the substantially vertical surfaces 37. This layer 38 is typically formed by chemical vapor deposition.
This conformal insulator layer may be one of several insulating materials, such as silicon dioxide, silicon nitride, aluminum oxide and combinations of these materials.
Figure 3 shows the result of this step. The thickness of the conformal layer 38 is chosen for device design purposes such as the emitter-base separation. The thickness of the conformal insulator layer is between about 500 to 20,000 Angstroms and preferably 4000 Angstroms. The thickness may depend upon the particular insulator used. Where the thickness is greater than 20,000 A longer etching times are required. Where the thickness is less than 500 A
shorting of emitter contact to the polycrystalline silicon or base region would arise.
` The Figure 3 structure is placed into a suitable reactive ion etching ambient for the material of layer 38. For example, in etching silicon dioxide, the conditions are such that an etch ratio of about 0 10 (SiO2) is desirable. Over etching is needed to i ) be sure SiO2 is removed and/or etch stop indicator is used. The reactive ion etching process substantially ~lZS~608 removes the horizontal portion of layer 38 and provides the narrow dimensioned vertical region on the silicon body which is shown in Figure 4.
The next step is to provide the emitter 40 and collector reach-through 42 regions. Where it is desired to form the N+ emitter region 40 and collector reach-through region 42 by means of thermal diffusion, the reactive ion etching of layer 38 is accomplished all the way down to the bare silicon surface and the thermal diffusion process for an N type impurity, such as arsenic or phosphorus under the usual conditions for ma}~ing emitter diffusions and depending on the desired emitter depth and, for example, an arsenic capsule at 1050C may be utilized. Where it is desired to ion implant impurities into the body to form the emitter region 40 and collector reach-through region 42, it is preferable to implant these impurities through a thin insulating screen layer. The formation of this screen is accomplished simply by allowing the reactive ion etching to remove the insulator from the horizontal surfaces, except for a thin screen layer (not shown). Alternatively, the insulator is completely removed and a thin silicon dioxide is grown to form the screen. The structure is then placed in ion implantation apparatus wherein ions and other desired impurities such as arsenic or phosphorus, or the like, pass through the screen layer (not shown) to form the diffused regions 40 and 42. The conditions of such an ion implantation process are a lO atoms/cm dose of arsenic at lO0 KeV
power. A drive-in step involves a temperature of about 1050C in an oxidizing atmosphere. The metallization and formation of electrical contacts may be accomplished by P+ Si contact formation, Al evaporation, lithography and etching to form the )60~3 desired conductor pattern on the surface of the integrated circuit.
Referring now to Figures 6 through 13, a field effect memory inte~rated circuit of the random access memory (RAM) type is described. Figure 6 shows a P type substrate 50 having a 10 ohm-cm resistivity. The substrate is divided into regions by dielectric isolation pattern 52. The regions are designated to be each single cell of a random access memory integrated circuit. The field effect gate insulator layer 54 is deposited over the surface of the body 50.
The gate insulator 54 of the FET integrated circuit structure may be composed of a variety of insulators which include silicon dioxide and silicon nitride and combinations of these insulators. However, it is preferred that the insulator be silicon dioxide and that it is formed by means of thermal oxidation.
The thickness of the gate insulator is preferred to be -less than about 1000 Angstroms. `
A first layer 56 of polycrystalline silicon is deposited over the gate oxide layer 54. The polycrystalline silicon is N+ doped with phosphorus. The poly-crystalline silicon is deposited by means of chemical vapor deposition from SiH4 reduction at about 600C
under atmospheric or low pressure conditions. The thickness of the polycrystalline silicon is between about 1000 to 10,000 Angstroms and preferably 4000 Angstroms. The structure is then placed in an oxygen or oxygen-water vapor ambient at 970C and a thermally grown second silicon dioxide insulator layer 58 is formed upon the polycrystalline layer 56. Alternatively, the silicon dioxide may be formed by means of chemical vapor deposition. The resulting structure is shown in Figure 7.
l~Z0608 Openings are formed in the second insulator layer 58 by standard photolithography and etching techniques.
The openings are located over areas in certain of the cells where the storage electrode will eventually be formed. The reactive ion etching process is utilized to etch the first polycrystalline layer 56 in the openings of the layer 58. The transfer electrode is partially defined by this reactive ion etching step.
A further result of the reactive ion etching step is the substantially horizontal surfaces 60 and sub-stantially vertical surfaces 61 on the semiconductor body, as shown in Figure 8. A conformal insulating layer 62 is now deposited on both the substantially horizontal surfaces 60 and substantially vertical surfaces 61. This layer is an insulating layer and as described in the bipolar integrated circuit embodiment may be composed of a variety of insulating materials. Further the thickness of this layer defines the vertical insulator thickness between the layers of conductive material in the final field effect integrated circuit structure. The thickness is preferably between about 1000 to 5000 Angstroms.
The thickness of the conformal insulating layer is preferably 2000 Angstroms. The reactive ion or plasma etching is accomplished for the specific insulator used to substantially remove the horizontal conformal insulating layer 62 while providing a narrow dimensioned vertical insulating region on the first polycrystalline silicon layer 61. The result is shown in Figure 10. A second polycrystalline silicon layer or similar conductive material 64 is deposited over the vertical insulating region 62 and the insulating layer 58 which cover the first polycrystalline silicon layer 56. A third insulator layer 65 is formed on the surface of the second polycrystalline silicon layer 64 by similar techniques as described above.
A portion of the third insulator layer 65 and second polycrystalline silicon layer 64 are removed in the desired pattern to connect the field effect devices in the integrated circuit structure. The second insulating layer 58 and first polycrystalline silicon layer 56 are also removed by suitable etching techniques in the desired patterns to obtain openings down to the silicon body 50 where it is desired to form diffused regions for the field effect devices of the integrated circuit. Then, as shown in Figure 13, the N+ diffused region 68 for the storage cell is formed. This region 68 may alternative be formed by ion implantation through a screen silicon dioxide as described above.
The structure of Figure 13 is formed in the example as a random access memory field effect transistor device. The diffused region 68 is connected as the bit line. ~he silicon gate electrode is 70 which is also connected as the word line. The field effect transistor channel is under the gate region 70. The polycrystalline region 72 acts as one electrode for the capacitor 74 of the storage cell while the substrate acts as the other electrode for the capacitor. The electrode 72 is connected to a DC source.
The silicon dioxide in the transfer region may be of different thickness than the silicon dioxide in the storage region. This can be accomplished by, for example, in Figure 7 grow a substantially thicker silicon dioxide layer 58 than in layer 54. In Figure 8 the layers 54 and 58 are subjected to reactive ion etching until the exposed layer 54 is removed. Some of the silicon dioxide layer of 58 is also removed, but sufficient silicon dioxide is FI9-7$-021 llZ()608 present to provide its function. Then the silicon dioxide layer 54 is reformed to the desired thickness by conventional means.
The method can be used whenever it is desired to uncouple the thickness of the vertical insulating layer from the horizontal insulating layer present on the surface of a silicon integrated circuit.
The method can find uses in, for example, charge coupled device and FET logic integrated circuits.
While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.
Claims (23)
1. A method for forming an insulator between conducting layers comprising:
providing a monocrystalline silicon body;
forming above the surface of said body con-ductive material regions having substantially horizontal surfaces and substantially vertical surfaces;
forming a conformal insulator layer on both said substantially horizontal surfaces and said substantially vertical surfaces;
reactive ion etching said insulator layer to substantially remove said horizontal layer and to provide a narrow dimensioned vertical insulator region on said silicon body; and forming a conductive layer over said vertical insulator.
providing a monocrystalline silicon body;
forming above the surface of said body con-ductive material regions having substantially horizontal surfaces and substantially vertical surfaces;
forming a conformal insulator layer on both said substantially horizontal surfaces and said substantially vertical surfaces;
reactive ion etching said insulator layer to substantially remove said horizontal layer and to provide a narrow dimensioned vertical insulator region on said silicon body; and forming a conductive layer over said vertical insulator.
2. The method of claim 1 wherein the said conductive material regions are composed of polycrystalline silicon for the contact to the base regions of bipolar transistors.
3. The method of claim 2 wherein said poly-crystalline layer is P type and said transistors are NPN.
4. The method of claim 1 wherein said conductive layer is composed of polycrystalline silicon.
5. The method of claim 2 or 3 wherein a silicon dioxide layer is on said horizontal surfaces prior to said formation of said conformal layer and remains thereon after said reactive ion etching.
6. The method of claim 1 wherein a bipolar integrated circuit is within said body and is interconnected by means of said conductive material regions and said conducting layer.
7. The method of claim 1 wherein a field effect transistor is within said body and interconnected by means of said conductive material regions and said conducting layer.
8. A method for forming bipolar integrated circuit devices having an insulator between conducting layers comprising:
providing a silicon body having a pattern of monocrystalline silicon regions isolated from one another;
forming a base region in said mono-crystalline regions;
providing an insulator over the surface of said body having said pattern with openings for the base contacts to said base regions;
depositing a layer of polycrystalline silicon over said insulator;
forming an insulator coating upon said poly-crystalline silicon layer;
removing said insulator coating and said polycrystalline silicon layer from where said emitter and collector reach-thxough are to be formed which results in regions of said polycrystalline layer having substantially horizontal surfaces and substantially vertical surfaces;
forming a conformal insulating layer on both said substantially horizontal surfaces and said substantially vertical surfaces;
reactive ion etching said conformal insulating layer to substantially remove said horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on said polycrystalline layer;
forming the emitter and collector reach-through regions within said monocrystalline silicon regions; and forming a conductive layer over said vertical insulating region and said insulator coating.
providing a silicon body having a pattern of monocrystalline silicon regions isolated from one another;
forming a base region in said mono-crystalline regions;
providing an insulator over the surface of said body having said pattern with openings for the base contacts to said base regions;
depositing a layer of polycrystalline silicon over said insulator;
forming an insulator coating upon said poly-crystalline silicon layer;
removing said insulator coating and said polycrystalline silicon layer from where said emitter and collector reach-thxough are to be formed which results in regions of said polycrystalline layer having substantially horizontal surfaces and substantially vertical surfaces;
forming a conformal insulating layer on both said substantially horizontal surfaces and said substantially vertical surfaces;
reactive ion etching said conformal insulating layer to substantially remove said horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on said polycrystalline layer;
forming the emitter and collector reach-through regions within said monocrystalline silicon regions; and forming a conductive layer over said vertical insulating region and said insulator coating.
9. The method of claim 8 wherein the said conducting layer is polycrystalline silicon.
10. The method of claim 8 wherein said insulator, insulator coating and conformal insulating layer are silicon dioxide.
11. The method of claim 10 wherein said insulator and insulator coating are thermally grown silicon dioxide and said conformal insulating layer is chemically deposited silicon dioxide.
12. The method of claim 8 wherein said polycrystalline layer is P doped and makes contact to said base region which is P type.
13. The method of claim 8 wherein said mono-crystalline silicon regions are isolated from one another by dielectric isolation.
14. The method of claim 13 wherein the said base region is isolated from said collector reach-through region by dielectric isolation.
15. The method of claim 8 wherein the said conformal insulating layer and narrow dimensioned vertical insulating region are between about 1000 and 10,000 in thickness.
16. A method for forming a field effect device integrated circuit structure comprising:
providing a monocrystalline silicon body;
forming a first insulator layer having the desired thickness of the gate insulator on the surface of said body;
forming a first polycrystalline silicon layer over said insulator layer;
forming a second insulator layer on the surface of said first polycrystalline silicon layer;
removing said second insulator layer and said first polycrystalline silicon layer from portions of said first insulator layer to form the gate electrode and which results in regions of said polycrystalline layer having substantially horizontal surfaces and substantially vertical surfaces;
forming a conformal insulating layer on both said substantially horizontal surfaces and said substantially vertical surfaces;
reactive ion etching said conformal insulating layer to substantially remove said horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on said polycrystalline layer;
forming a second polycrystalline silicon layer over said vertical insulating region;
forming a third insulator layer on said second polycrystalline layer;
removing said third insulator layer and said second polycrystalline layer in the desired pattern to connect the said field effect devices in said integrated circuit;
removing said second insulator layer and said first polycrystalline layer in the areas where diffused regions are required for said field effect devices; and forming said diffused regions.
providing a monocrystalline silicon body;
forming a first insulator layer having the desired thickness of the gate insulator on the surface of said body;
forming a first polycrystalline silicon layer over said insulator layer;
forming a second insulator layer on the surface of said first polycrystalline silicon layer;
removing said second insulator layer and said first polycrystalline silicon layer from portions of said first insulator layer to form the gate electrode and which results in regions of said polycrystalline layer having substantially horizontal surfaces and substantially vertical surfaces;
forming a conformal insulating layer on both said substantially horizontal surfaces and said substantially vertical surfaces;
reactive ion etching said conformal insulating layer to substantially remove said horizontal conformal insulating layer and to provide a narrow dimensioned vertical insulating region on said polycrystalline layer;
forming a second polycrystalline silicon layer over said vertical insulating region;
forming a third insulator layer on said second polycrystalline layer;
removing said third insulator layer and said second polycrystalline layer in the desired pattern to connect the said field effect devices in said integrated circuit;
removing said second insulator layer and said first polycrystalline layer in the areas where diffused regions are required for said field effect devices; and forming said diffused regions.
17. The method of claim 16 wherein a random active memory integrated circuit structure is formed, the said gate electrode is a transfer electrode and word line, said removing said third insulating layer and said second polycrystalline forms the storage electrode, and the said diffused regions is the bit line.
18. The method of claim 16 wherein a charge coupled device integrated circuit structure is formed.
19. The method of claim 16 wherein said first, second and third insulator layer are thermally grown silicon dioxide and said conformal insulating layer is chemically deposited silicon dioxide.
20. The method of claim 16 wherein the diffused regions are N+.
21. The method of claim 16 wherein said mono-crystalline silicon body is divided into a pattern monocrystalline regions by a pattern of dielectric isolating regions and said field effect device formed in certain of said regions.
22. The method of claim 21 wherein said dielectric isolating regions are composed of silicon dioxide.
23. The method of claim 16 wherein the said conformal insulating layer and said narrow dimensioned vertical insulating region are between about 1000 to 5000 in thickness.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/957,606 US4234362A (en) | 1978-11-03 | 1978-11-03 | Method for forming an insulator between layers of conductive material |
| US957,606 | 1978-11-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1120608A true CA1120608A (en) | 1982-03-23 |
Family
ID=25499845
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000336934A Expired CA1120608A (en) | 1978-11-03 | 1979-10-03 | Method for forming an insulator between layers of conductive material |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4234362A (en) |
| EP (1) | EP0010623B1 (en) |
| JP (2) | JPS592187B2 (en) |
| CA (1) | CA1120608A (en) |
| DE (1) | DE2963256D1 (en) |
| IT (1) | IT1162789B (en) |
Families Citing this family (122)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4462846A (en) * | 1979-10-10 | 1984-07-31 | Varshney Ramesh C | Semiconductor structure for recessed isolation oxide |
| US4319932A (en) * | 1980-03-24 | 1982-03-16 | International Business Machines Corporation | Method of making high performance bipolar transistor with polysilicon base contacts |
| US4381953A (en) * | 1980-03-24 | 1983-05-03 | International Business Machines Corporation | Polysilicon-base self-aligned bipolar transistor process |
| US4287661A (en) * | 1980-03-26 | 1981-09-08 | International Business Machines Corporation | Method for making an improved polysilicon conductor structure utilizing reactive-ion etching and thermal oxidation |
| US5202574A (en) * | 1980-05-02 | 1993-04-13 | Texas Instruments Incorporated | Semiconductor having improved interlevel conductor insulation |
| US4758528A (en) * | 1980-07-08 | 1988-07-19 | International Business Machines Corporation | Self-aligned metal process for integrated circuit metallization |
| US4691219A (en) * | 1980-07-08 | 1987-09-01 | International Business Machines Corporation | Self-aligned polysilicon base contact structure |
| US4322883A (en) * | 1980-07-08 | 1982-04-06 | International Business Machines Corporation | Self-aligned metal process for integrated injection logic integrated circuits |
| US4378627A (en) * | 1980-07-08 | 1983-04-05 | International Business Machines Corporation | Self-aligned metal process for field effect transistor integrated circuits using polycrystalline silicon gate electrodes |
| US4359816A (en) * | 1980-07-08 | 1982-11-23 | International Business Machines Corporation | Self-aligned metal process for field effect transistor integrated circuits |
| US4400865A (en) * | 1980-07-08 | 1983-08-30 | International Business Machines Corporation | Self-aligned metal process for integrated circuit metallization |
| US4409722A (en) * | 1980-08-29 | 1983-10-18 | International Business Machines Corporation | Borderless diffusion contact process and structure |
| JPS5758356A (en) * | 1980-09-26 | 1982-04-08 | Toshiba Corp | Manufacture of semiconductor device |
| JPS5788746A (en) * | 1980-11-25 | 1982-06-02 | Fujitsu Ltd | Preparation of semiconductor device |
| US4398338A (en) * | 1980-12-24 | 1983-08-16 | Fairchild Camera & Instrument Corp. | Fabrication of high speed, nonvolatile, electrically erasable memory cell and system utilizing selective masking, deposition and etching techniques |
| US4442589A (en) * | 1981-03-05 | 1984-04-17 | International Business Machines Corporation | Method for manufacturing field effect transistors |
| US4625391A (en) * | 1981-06-23 | 1986-12-02 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
| US4446476A (en) * | 1981-06-30 | 1984-05-01 | International Business Machines Corporation | Integrated circuit having a sublayer electrical contact and fabrication thereof |
| US4432132A (en) * | 1981-12-07 | 1984-02-21 | Bell Telephone Laboratories, Incorporated | Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features |
| JPS58100441A (en) * | 1981-12-10 | 1983-06-15 | Toshiba Corp | Manufacture of semiconductor device |
| US4397077A (en) * | 1981-12-16 | 1983-08-09 | Inmos Corporation | Method of fabricating self-aligned MOS devices and independently formed gate dielectrics and insulating layers |
| US4486943A (en) * | 1981-12-16 | 1984-12-11 | Inmos Corporation | Zero drain overlap and self aligned contact method for MOS devices |
| US4385975A (en) * | 1981-12-30 | 1983-05-31 | International Business Machines Corp. | Method of forming wide, deep dielectric filled isolation trenches in the surface of a silicon semiconductor substrate |
| US4445267A (en) * | 1981-12-30 | 1984-05-01 | International Business Machines Corporation | MOSFET Structure and process to form micrometer long source/drain spacing |
| US4430791A (en) * | 1981-12-30 | 1984-02-14 | International Business Machines Corporation | Sub-micrometer channel length field effect transistor process |
| US4419809A (en) * | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Fabrication process of sub-micrometer channel length MOSFETs |
| US4419810A (en) * | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Self-aligned field effect transistor process |
| EP0088004A3 (en) * | 1982-02-16 | 1985-05-08 | The Bendix Corporation | Method for producing oriented islands of single crystal films |
| US4441249A (en) * | 1982-05-26 | 1984-04-10 | Bell Telephone Laboratories, Incorporated | Semiconductor integrated circuit capacitor |
| NL8202777A (en) * | 1982-07-09 | 1984-02-01 | Philips Nv | SEMICONDUCTOR DEVICE AND METHOD FOR MAKING THEREOF |
| JPS5936929A (en) * | 1982-08-25 | 1984-02-29 | Mitsubishi Electric Corp | Fabrication of semiconductor device |
| US4464212A (en) * | 1982-12-13 | 1984-08-07 | International Business Machines Corporation | Method for making high sheet resistivity resistors |
| IT1218344B (en) * | 1983-03-31 | 1990-04-12 | Ates Componenti Elettron | PROCESS FOR THE SELF-ALIGNMENT OF A DOUBLE LAYER OF POLYCRYSTALLINE SILICON, IN AN INTEGRATED CIRCUIT DEVICE, BY MEANS OF AN OXIDATION OPERATION |
| US4503601A (en) * | 1983-04-18 | 1985-03-12 | Ncr Corporation | Oxide trench structure for polysilicon gates and interconnects |
| US4546536A (en) * | 1983-08-04 | 1985-10-15 | International Business Machines Corporation | Fabrication methods for high performance lateral bipolar transistors |
| US4546535A (en) * | 1983-12-12 | 1985-10-15 | International Business Machines Corporation | Method of making submicron FET structure |
| US4636834A (en) * | 1983-12-12 | 1987-01-13 | International Business Machines Corporation | Submicron FET structure and method of making |
| US4551906A (en) * | 1983-12-12 | 1985-11-12 | International Business Machines Corporation | Method for making self-aligned lateral bipolar transistors |
| DE3565339D1 (en) * | 1984-04-19 | 1988-11-03 | Nippon Telegraph & Telephone | Semiconductor memory device and method of manufacturing the same |
| US4592128A (en) * | 1984-06-04 | 1986-06-03 | Inmos Corporation | Method for fabricating integrated circuits with polysilicon resistors |
| US4577391A (en) * | 1984-07-27 | 1986-03-25 | Monolithic Memories, Inc. | Method of manufacturing CMOS devices |
| US4661374A (en) * | 1984-08-07 | 1987-04-28 | Texas Instruments Incorporated | Method of making MOS VLSI semiconductor device with metal gate and clad source/drain |
| US4641420A (en) * | 1984-08-30 | 1987-02-10 | At&T Bell Laboratories | Metalization process for headless contact using deposited smoothing material |
| US4807013A (en) * | 1984-10-17 | 1989-02-21 | American Telephone And Telegraph Company At&T Bell Laboratories | Polysilicon fillet |
| US4649638A (en) * | 1985-04-17 | 1987-03-17 | International Business Machines Corp. | Construction of short-length electrode in semiconductor device |
| US4735824A (en) * | 1985-05-31 | 1988-04-05 | Kabushiki Kaisha Toshiba | Method of manufacturing an MOS capacitor |
| US4642877A (en) * | 1985-07-01 | 1987-02-17 | Texas Instruments Incorporated | Method for making charge coupled device (CCD)-complementary metal oxide semiconductor (CMOS) devices |
| US4843023A (en) * | 1985-09-25 | 1989-06-27 | Hewlett-Packard Company | Process for forming lightly-doped-drain (LDD) without extra masking steps |
| US4666737A (en) * | 1986-02-11 | 1987-05-19 | Harris Corporation | Via metallization using metal fillets |
| US4782030A (en) * | 1986-07-09 | 1988-11-01 | Kabushiki Kaisha Toshiba | Method of manufacturing bipolar semiconductor device |
| US4871630A (en) * | 1986-10-28 | 1989-10-03 | International Business Machines Corporation | Mask using lithographic image size reduction |
| US5005066A (en) * | 1987-06-02 | 1991-04-02 | Texas Instruments Incorporated | Self-aligned NPN bipolar transistor built in a double polysilicon CMOS technology |
| US4803173A (en) * | 1987-06-29 | 1989-02-07 | North American Philips Corporation, Signetics Division | Method of fabrication of semiconductor device having a planar configuration |
| EP0313683A1 (en) * | 1987-10-30 | 1989-05-03 | International Business Machines Corporation | Method for fabricating a semiconductor integrated circuit structure having a submicrometer length device element |
| US4818714A (en) * | 1987-12-02 | 1989-04-04 | Advanced Micro Devices, Inc. | Method of making a high performance MOS device having LDD regions with graded junctions |
| US5159419A (en) * | 1988-03-15 | 1992-10-27 | Texas Instruments Incorporated | CCD imager responsive to long wavelength radiation |
| US5252509A (en) * | 1988-03-15 | 1993-10-12 | Texas Instruments Incorporated | Ccd imager responsive to long wavelength radiation |
| EP0338102B1 (en) * | 1988-04-19 | 1993-03-10 | International Business Machines Corporation | Process for manufacturing semiconductor integrated circuits comprising field effect transistors having submicron channels |
| US5015595A (en) * | 1988-09-09 | 1991-05-14 | Advanced Micro Devices, Inc. | Method of making a high performance MOS device having both P- and N-LDD regions using single photoresist mask |
| US5049521A (en) * | 1989-11-30 | 1991-09-17 | Silicon General, Inc. | Method for forming dielectrically isolated semiconductor devices with contact to the wafer substrate |
| US5037777A (en) * | 1990-07-02 | 1991-08-06 | Motorola Inc. | Method for forming a multi-layer semiconductor device using selective planarization |
| US5104822A (en) * | 1990-07-30 | 1992-04-14 | Ramtron Corporation | Method for creating self-aligned, non-patterned contact areas and stacked capacitors using the method |
| US5071780A (en) * | 1990-08-27 | 1991-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reverse self-aligned transistor integrated circuit |
| US5028557A (en) * | 1990-08-27 | 1991-07-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of making a reverse self-aligned BIMOS transistor integrated circuit |
| US5235204A (en) * | 1990-08-27 | 1993-08-10 | Taiwan Semiconductor Manufacturing Company | Reverse self-aligned transistor integrated circuit |
| US5175606A (en) * | 1990-08-27 | 1992-12-29 | Taiwan Semiconductor Manufacturing Company | Reverse self-aligned BiMOS transistor integrated circuit |
| TW219407B (en) * | 1992-06-24 | 1994-01-21 | American Telephone & Telegraph | |
| KR960012259B1 (en) * | 1993-03-13 | 1996-09-18 | 삼성전자 주식회사 | Semiconductor device fabrication process |
| US5466615A (en) * | 1993-08-19 | 1995-11-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Silicon damage free process for double poly emitter and reverse MOS in BiCMOS application |
| US5393693A (en) * | 1994-06-06 | 1995-02-28 | United Microelectronics Corporation | "Bird-beak-less" field isolation method |
| US6902867B2 (en) * | 2002-10-02 | 2005-06-07 | Lexmark International, Inc. | Ink jet printheads and methods therefor |
| US7098105B2 (en) * | 2004-05-26 | 2006-08-29 | Micron Technology, Inc. | Methods for forming semiconductor structures |
| US7151040B2 (en) * | 2004-08-31 | 2006-12-19 | Micron Technology, Inc. | Methods for increasing photo alignment margins |
| US7910288B2 (en) * | 2004-09-01 | 2011-03-22 | Micron Technology, Inc. | Mask material conversion |
| US7442976B2 (en) | 2004-09-01 | 2008-10-28 | Micron Technology, Inc. | DRAM cells with vertical transistors |
| US7655387B2 (en) | 2004-09-02 | 2010-02-02 | Micron Technology, Inc. | Method to align mask patterns |
| US7115525B2 (en) | 2004-09-02 | 2006-10-03 | Micron Technology, Inc. | Method for integrated circuit fabrication using pitch multiplication |
| US7253118B2 (en) * | 2005-03-15 | 2007-08-07 | Micron Technology, Inc. | Pitch reduced patterns relative to photolithography features |
| US7390746B2 (en) * | 2005-03-15 | 2008-06-24 | Micron Technology, Inc. | Multiple deposition for integration of spacers in pitch multiplication process |
| US7611944B2 (en) | 2005-03-28 | 2009-11-03 | Micron Technology, Inc. | Integrated circuit fabrication |
| US7371627B1 (en) | 2005-05-13 | 2008-05-13 | Micron Technology, Inc. | Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines |
| US7120046B1 (en) | 2005-05-13 | 2006-10-10 | Micron Technology, Inc. | Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines |
| US7429536B2 (en) | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
| US7560390B2 (en) | 2005-06-02 | 2009-07-14 | Micron Technology, Inc. | Multiple spacer steps for pitch multiplication |
| US7396781B2 (en) | 2005-06-09 | 2008-07-08 | Micron Technology, Inc. | Method and apparatus for adjusting feature size and position |
| US7541632B2 (en) * | 2005-06-14 | 2009-06-02 | Micron Technology, Inc. | Relaxed-pitch method of aligning active area to digit line |
| US7902598B2 (en) * | 2005-06-24 | 2011-03-08 | Micron Technology, Inc. | Two-sided surround access transistor for a 4.5F2 DRAM cell |
| US7888721B2 (en) | 2005-07-06 | 2011-02-15 | Micron Technology, Inc. | Surround gate access transistors with grown ultra-thin bodies |
| US7768051B2 (en) | 2005-07-25 | 2010-08-03 | Micron Technology, Inc. | DRAM including a vertical surround gate transistor |
| US7413981B2 (en) | 2005-07-29 | 2008-08-19 | Micron Technology, Inc. | Pitch doubled circuit layout |
| US8123968B2 (en) | 2005-08-25 | 2012-02-28 | Round Rock Research, Llc | Multiple deposition for integration of spacers in pitch multiplication process |
| US7816262B2 (en) | 2005-08-30 | 2010-10-19 | Micron Technology, Inc. | Method and algorithm for random half pitched interconnect layout with constant spacing |
| US7696567B2 (en) | 2005-08-31 | 2010-04-13 | Micron Technology, Inc | Semiconductor memory device |
| US7829262B2 (en) | 2005-08-31 | 2010-11-09 | Micron Technology, Inc. | Method of forming pitch multipled contacts |
| US7776744B2 (en) | 2005-09-01 | 2010-08-17 | Micron Technology, Inc. | Pitch multiplication spacers and methods of forming the same |
| US7759197B2 (en) | 2005-09-01 | 2010-07-20 | Micron Technology, Inc. | Method of forming isolated features using pitch multiplication |
| US7393789B2 (en) | 2005-09-01 | 2008-07-01 | Micron Technology, Inc. | Protective coating for planarization |
| US7416943B2 (en) | 2005-09-01 | 2008-08-26 | Micron Technology, Inc. | Peripheral gate stacks and recessed array gates |
| US7687342B2 (en) | 2005-09-01 | 2010-03-30 | Micron Technology, Inc. | Method of manufacturing a memory device |
| US7572572B2 (en) * | 2005-09-01 | 2009-08-11 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
| US7557032B2 (en) | 2005-09-01 | 2009-07-07 | Micron Technology, Inc. | Silicided recessed silicon |
| US7538858B2 (en) * | 2006-01-11 | 2009-05-26 | Micron Technology, Inc. | Photolithographic systems and methods for producing sub-diffraction-limited features |
| US7842558B2 (en) | 2006-03-02 | 2010-11-30 | Micron Technology, Inc. | Masking process for simultaneously patterning separate regions |
| US7476933B2 (en) | 2006-03-02 | 2009-01-13 | Micron Technology, Inc. | Vertical gated access transistor |
| US7902074B2 (en) | 2006-04-07 | 2011-03-08 | Micron Technology, Inc. | Simplified pitch doubling process flow |
| US8003310B2 (en) * | 2006-04-24 | 2011-08-23 | Micron Technology, Inc. | Masking techniques and templates for dense semiconductor fabrication |
| US7488685B2 (en) | 2006-04-25 | 2009-02-10 | Micron Technology, Inc. | Process for improving critical dimension uniformity of integrated circuit arrays |
| US7795149B2 (en) * | 2006-06-01 | 2010-09-14 | Micron Technology, Inc. | Masking techniques and contact imprint reticles for dense semiconductor fabrication |
| US7723009B2 (en) | 2006-06-02 | 2010-05-25 | Micron Technology, Inc. | Topography based patterning |
| US7611980B2 (en) | 2006-08-30 | 2009-11-03 | Micron Technology, Inc. | Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures |
| US7517804B2 (en) * | 2006-08-31 | 2009-04-14 | Micron Technologies, Inc. | Selective etch chemistries for forming high aspect ratio features and associated structures |
| US7666578B2 (en) | 2006-09-14 | 2010-02-23 | Micron Technology, Inc. | Efficient pitch multiplication process |
| US8129289B2 (en) * | 2006-10-05 | 2012-03-06 | Micron Technology, Inc. | Method to deposit conformal low temperature SiO2 |
| US7923373B2 (en) * | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
| US8563229B2 (en) | 2007-07-31 | 2013-10-22 | Micron Technology, Inc. | Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures |
| US7737039B2 (en) | 2007-11-01 | 2010-06-15 | Micron Technology, Inc. | Spacer process for on pitch contacts and related structures |
| US7659208B2 (en) | 2007-12-06 | 2010-02-09 | Micron Technology, Inc | Method for forming high density patterns |
| US7790531B2 (en) | 2007-12-18 | 2010-09-07 | Micron Technology, Inc. | Methods for isolating portions of a loop of pitch-multiplied material and related structures |
| US8030218B2 (en) * | 2008-03-21 | 2011-10-04 | Micron Technology, Inc. | Method for selectively modifying spacing between pitch multiplied structures |
| US8076208B2 (en) | 2008-07-03 | 2011-12-13 | Micron Technology, Inc. | Method for forming transistor with high breakdown voltage using pitch multiplication technique |
| US8101497B2 (en) | 2008-09-11 | 2012-01-24 | Micron Technology, Inc. | Self-aligned trench formation |
| US8492282B2 (en) | 2008-11-24 | 2013-07-23 | Micron Technology, Inc. | Methods of forming a masking pattern for integrated circuits |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3750268A (en) * | 1971-09-10 | 1973-08-07 | Motorola Inc | Poly-silicon electrodes for c-igfets |
| US3966577A (en) * | 1973-08-27 | 1976-06-29 | Trw Inc. | Dielectrically isolated semiconductor devices |
| US3943543A (en) * | 1974-07-26 | 1976-03-09 | Texas Instruments Incorporated | Three level electrode configuration for three phase charge coupled device |
| US4016587A (en) * | 1974-12-03 | 1977-04-05 | International Business Machines Corporation | Raised source and drain IGFET device and method |
| US3996657A (en) * | 1974-12-30 | 1976-12-14 | Intel Corporation | Double polycrystalline silicon gate memory device |
| US3984822A (en) * | 1974-12-30 | 1976-10-05 | Intel Corporation | Double polycrystalline silicon gate memory device |
| JPS5928992B2 (en) * | 1975-02-14 | 1984-07-17 | 日本電信電話株式会社 | MOS transistor and its manufacturing method |
| JPS51114079A (en) * | 1975-03-31 | 1976-10-07 | Fujitsu Ltd | Construction of semiconductor memory device |
| JPS51118969A (en) * | 1975-04-11 | 1976-10-19 | Fujitsu Ltd | Manufacturing method of semiconductor memory |
| NL7510903A (en) * | 1975-09-17 | 1977-03-21 | Philips Nv | PROCESS FOR MANUFACTURING A SEMI-GUIDE DEVICE, AND DEVICE MANUFACTURED ACCORDING TO THE PROCESS. |
| JPS5324277A (en) * | 1976-08-18 | 1978-03-06 | Nec Corp | Semiconductor devic e and its production |
| US4097885A (en) * | 1976-10-15 | 1978-06-27 | Fairchild Camera And Instrument Corp. | Compact, two-phase charge-coupled-device structure utilizing multiple layers of conductive material |
| DE2658448C3 (en) * | 1976-12-23 | 1979-09-20 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Process for etching a layer of silicon nitride applied to a semiconductor body in a gas plasma |
| US4104090A (en) * | 1977-02-24 | 1978-08-01 | International Business Machines Corporation | Total dielectric isolation utilizing a combination of reactive ion etching, anodic etching, and thermal oxidation |
| GB2003660A (en) * | 1977-08-19 | 1979-03-14 | Plessey Co Ltd | Deposition of material on a substrate |
| JPS5444482A (en) * | 1977-09-14 | 1979-04-07 | Matsushita Electric Ind Co Ltd | Mos type semiconductor device and its manufacture |
| JPS5444477A (en) * | 1977-09-14 | 1979-04-07 | Matsushita Electric Ind Co Ltd | Manufacture for semiconductor device |
| US4157269A (en) * | 1978-06-06 | 1979-06-05 | International Business Machines Corporation | Utilizing polysilicon diffusion sources and special masking techniques |
-
1978
- 1978-11-03 US US05/957,606 patent/US4234362A/en not_active Expired - Lifetime
-
1979
- 1979-09-28 EP EP79103697A patent/EP0010623B1/en not_active Expired
- 1979-09-28 DE DE7979103697T patent/DE2963256D1/en not_active Expired
- 1979-10-03 CA CA000336934A patent/CA1120608A/en not_active Expired
- 1979-10-12 JP JP54130942A patent/JPS592187B2/en not_active Expired
- 1979-10-26 IT IT26805/79A patent/IT1162789B/en active
-
1985
- 1985-01-18 JP JP60006049A patent/JPS60220963A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS592187B2 (en) | 1984-01-17 |
| EP0010623B1 (en) | 1982-06-30 |
| DE2963256D1 (en) | 1982-08-19 |
| IT1162789B (en) | 1987-04-01 |
| JPS5563844A (en) | 1980-05-14 |
| JPH0317224B2 (en) | 1991-03-07 |
| IT7926805A0 (en) | 1979-10-26 |
| EP0010623A1 (en) | 1980-05-14 |
| US4234362A (en) | 1980-11-18 |
| JPS60220963A (en) | 1985-11-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1120608A (en) | Method for forming an insulator between layers of conductive material | |
| CA1120609A (en) | Method for forming a narrow dimensioned mask opening on a silicon body | |
| CA1166760A (en) | Self-aligned metal process for integrated circuit metallization | |
| CA1130013A (en) | Method for forming a narrow dimensioned region on a body | |
| CA1120610A (en) | Method for forming diffusions having narrow dimensions | |
| EP0043944B1 (en) | Method for making a self-aligned field effect transistor integrated circuit structure | |
| EP0043943B1 (en) | Method for forming field effect transistor integrated circuits having a pattern of narrow dimensioned dielectric regions and resulting structures | |
| US3841926A (en) | Integrated circuit fabrication process | |
| EP0083785B1 (en) | Method of forming self-aligned field effect transistors in integrated circuit structures | |
| EP0083089B1 (en) | Process for forming self-aligned metallization patterns for semiconductor devices | |
| US4287661A (en) | Method for making an improved polysilicon conductor structure utilizing reactive-ion etching and thermal oxidation | |
| US4641170A (en) | Self-aligned lateral bipolar transistors | |
| EP0044426B1 (en) | Method for forming an integrated injection logic circuit | |
| US4471522A (en) | Self-aligned metal process for field effect transistor integrated circuits using polycrystalline silicon gate electrodes | |
| US4488162A (en) | Self-aligned metal field effect transistor integrated circuits using polycrystalline silicon gate electrodes | |
| US4758528A (en) | Self-aligned metal process for integrated circuit metallization | |
| US4513303A (en) | Self-aligned metal field effect transistor integrated circuit | |
| US3899373A (en) | Method for forming a field effect device | |
| EP0144762B1 (en) | Methods for forming closely spaced openings and for making contacts to semiconductor device surfaces | |
| US4608589A (en) | Self-aligned metal structure for integrated circuits |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |