CA1247731A - Ground velocity sensor with drop-out detection - Google Patents
Ground velocity sensor with drop-out detectionInfo
- Publication number
- CA1247731A CA1247731A CA000492880A CA492880A CA1247731A CA 1247731 A CA1247731 A CA 1247731A CA 000492880 A CA000492880 A CA 000492880A CA 492880 A CA492880 A CA 492880A CA 1247731 A CA1247731 A CA 1247731A
- Authority
- CA
- Canada
- Prior art keywords
- signal
- velocity
- output
- input
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
- G01P3/00—Measuring linear or angular speed; Measuring differences of linear or angular speeds
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S15/00—Systems using the reflection or reradiation of acoustic waves, e.g. sonar systems
- G01S15/02—Systems using the reflection or reradiation of acoustic waves, e.g. sonar systems using reflection of acoustic waves
- G01S15/50—Systems of measurement, based on relative movement of the target
- G01S15/58—Velocity or trajectory determination systems; Sense-of-movement determination systems
- G01S15/60—Velocity or trajectory determination systems; Sense-of-movement determination systems wherein the transmitter and receiver are mounted on the moving object, e.g. for determining ground speed, drift angle, ground track
Abstract
GROUND VELOCITY SENSOR WITH DROP-OUT DETECTION
Abstract of the Disclosure A vehicle-mounted ultrasonic velocity sensor includes an ultrasonic transmitter and receiver coupled to transmit and receive horns. In one embodiment, a phase-locked-loop signal processing circuit converts the transmitted and reflected frequencies into a signal indicative of the vehicle velocity.
In another embodiment, velocity data is obtained by measuring the period of a certain number of cycles of the reflected signal using a pair of counters, one counting at a rate equal to the reflected frequency, the other counting at a fixed rate. In both embodiments, the variable magnitude reflected signal is applied to an input of a drop-out detection circuit whose output is then connected to an input or inputs of the velocity determining circuits to prevent velocity detection during dropout periods.
Abstract of the Disclosure A vehicle-mounted ultrasonic velocity sensor includes an ultrasonic transmitter and receiver coupled to transmit and receive horns. In one embodiment, a phase-locked-loop signal processing circuit converts the transmitted and reflected frequencies into a signal indicative of the vehicle velocity.
In another embodiment, velocity data is obtained by measuring the period of a certain number of cycles of the reflected signal using a pair of counters, one counting at a rate equal to the reflected frequency, the other counting at a fixed rate. In both embodiments, the variable magnitude reflected signal is applied to an input of a drop-out detection circuit whose output is then connected to an input or inputs of the velocity determining circuits to prevent velocity detection during dropout periods.
Description
L~
GRO[1ND VEl.OCIrrY SENSOR WITH DROP--OUT DETECT10 ~ackground of the Invention This invention relates to a sensor for sensing the relative velocity between one object moving relative to another, such as S the ground velocity of a vehicle, such as an agricultural vehicle.
On most agricultural and off-highway equipment in use today, vehicle speed or velocity is sensed by a magnetic pickup which senses the wheel speed. However, there are problems with this 10 measurement technique. For example, the rear or driving wheels can slip relative to the ground, therefore producing erroneous ground speed readings. When sensing ground speed from the front wheels, the front wheels may be off the ground at times, thus not rotating at true ground speed. As a result of steerage, the 15 front wheels may not track ground spèed because of wheel skidding.
Because of the inaccuracies introduced by this type of ground speed measurement, it cannot be effectively used as an input parameter for closed loop control systems such as 20 spraying, planting, and other implement or vehicle controls. To solve these problems, Doppler-type ground speed sensing systems have been proposed. The velocity, Vg, can be determined from the frequency shift between the received and transmitted signals, ~f, by a modified Doppler equation:
(1) Vg = (c Af) (ft 2 COS ~) where ~ is the angle of the signal transmission axis from horizontal, where c is the speed of sound, and where ft is the transmitted signal frequency.
Known speed sensing systems utilize phase-lockefl-loops (PLL) in the signal processing circuitry. In such systems, the magni-tude of the received signal can fluctuate considerably in ampli-tude due tc variations in the reflectivity of the ground and due to momentary destructive interference among wave fronts from the 35 various reflecting areas of the ground. Large fluctuations in receive signal magnitude can cause periods of "drop-out" during which the received frequency is not cietectable because the received signal m~anitude is too low Th-se pt?riods of srgnal æroF~-out can cause such sys~ems tO produce an erroneous or biased velocity output signal~ To be more specific, the low magnitude receive signal can cause the PLL to drop out of its locked state, with the result that the output voltage from the PLL goes to zero. Thus, in operation, the PLL output signal will fluctuate between zero and a correct indication of ground speed. ~hen this output signal is averaged or filtered, the J~n result will be an erroneously low indication of ground speeo.
~ .S. Patent ~o. 3,893,076, issued July 1, 19,;~ to Clifford, teacnes a digital spe.--d sensing systQm wherein co~ntera il4 and 116 contain num~ers wh1ch represent the time intecvals corresponding to successive groups of 5 cycles of a mixed Doppler frequency. These numbers are indicative of the sensed speed. Signal drop-out compensation is provided by a subtractor, comparator and logic circuit coupled between the counters and the system output. If the difference between the numbers in the two counters is large enough, such as when signal drop-out occurs, then th? su~tract~r and comp~rator operate via loglc gates to prev.nt ~pda~ing of a registe~- intc) which one of the numbers is otherwise placed. Such a system has a draw~ack in that, because the drop-out detection circuit is "downstream"
of the counters, it is possible that two consecutive intervals 2S could be the same, even though both intervals contain signal drop-outs. If this occurs, then the register would be updated with a misleading number which would not truly represent the actual speed. Furthermore, such a system is complex and would be expensive to produce.
Su_mary of _he In_t!~tlon An object of the present invention i5 to provide a speed sensing system with a simple and reliable system for compensating for fluctuations in the amplitude of the reflected or received signal.
~r; Another object of the present invention lS to provide a .
Doppler-type speed sensing system which ia insensitive to transmit frequency and component drift.
Another object of thc pcesent invention is to yrovide a Doppler-type speed sensing s~stem with a signal drop-out ¢O detecting capaoilit~ which does nc-t have timing pcoblems.
- I~hese and other objects are achieved by the present inven--TlOIi iYhich includes an i~ltrasonlc transmittee and receiver and a sigrli~. processing circuit. The slgnal processin~ circuit in-cludes a pair of phase-locked-loop (PLL) circuits, the first re-ceiving the transmit frequency, the second receiving the re-flected frequency. A drop out detect circuit has a comparator which receives the reflected signal and compares its rectiFied and averaged amplitude to a threshold. When this rectified and ave;aged amplitude drops out or falls below the threshold, the comparator turns on and it opens a switch in the second PLL so that the output of the second PLL remains subst~ntially un-changed for the duration of th~ dro~-out conaition. An outpu~
signal which represents the ground velocity (speed and direc-tion) is derived from the difference between the outputs of the first and second PLLs. The result is that the output signal is substantially unaffected by the ref~ected signal drop-out condition.
These and other obje_ts are also achieved by a preferred embodiment of the present invention which includes a master cloc,k from which all timin~ is d,-rive~, a transmit ~mplif1er and transducer, a receive ampliEier arld transducer, a di~ital frequency detector and a signal dropout sense and hold circuit.
The master clock is divided down to the transmit frequency (40 kHz is preferred) to drive the transmit amplifier and transducer. The received echo is amplified, squared, and sent to the frequency detector, where the difference between its period and that of the transmit signal is measured. This difference is proportional to speed.
The frequency detector contains two down counters. One i~
3() driven by the receive signal, the other is driven by a signdl whose frequency is derived from the master clock. I'he receive counter initializes and turns on and off the clock counter.
During each measurement interval, the clock counter measures the number of clock cycles that occur during a particular number (1280) of receive cycles. ~ince the transml-frequency is also derived from the master clock, each count of the clock counter represents 3 fixed fractioll of a transmit cycle. Therefor~, the final count represents the difference hetween the transmit and receive periods in terms_o__the ~(~ trans_it period, not in terms of an independent reference.
t73iL
1 This makes the detector output insensitive to drifts in the master clock freguency or to changes in the characteristics of circuit components.
At the end of each measurement interval, the final count is latched for output and the counting process begins again.
The drop-out detector monitors the amplitude of the receive signal. Thus, in both embodiments, the variable amplitude reflected signal is received by an input of a drop-out detection circuit. Drop-out is considered to occur when this amplitude drops below the minimum level for which true Doppler shift can reliably be detected. When the drop-out condition occurs in the preferred embodiment~ the clock and receive counters are inhibited and the frequency detector waits until the drop-out condition ceases. At this time, counting resumes.
Brief Description of the Drawings Fig. 1 is a simplified schematic of a speed sensing system.
Fig. 2 is a schematic block diagram of one embodiment of the signal processing circuit of Fig. 1.
Figs. 3 - 7 are detailed circuit diagrams of various 20 portions of Fig. 2.
Fig. 8 is a schematic block diagram of a preferred embodiment of a signal processing unit, according to the present invention.
Figs. 9 - 15 are detailed circuit diagrams of various 25 portions of Fig. 8.
Detailed Description The ground speed sensing system 10 includes a continuous ultrasonic transmitter and receiver unit 12 for mounting on a vehicle lower frame member 1~. The unit 12 has transmit and receive horns 16 and 18, preEerably aimed in a Eorward direction at an angle ~ of approximately 37 degrees Erom horizontal. A
signal processing unit 20 provides an ultrasonic transmit signal T to the unit 14 and receives a signal from the unit 14. The horns could be conventional ultrasonic horns. The horns 16 and 35 18 are coupled to a corresponding conventional ultrasonic transmitter 22 and receiver 24. The transmitter 22 preferably transmits continuously at a transmit frequency ft of 40 kHz.
The output of the receiver 24 will be a reflected signal R
wit~ re~uency fr. Cross talk between the transmitter an~
rec~1ver is prefera~ly eliminated by using cork to accoustically isolate the horns 16 and 18 from each other or by suspending the h~rns via known rubber "shock mounts" by placing a sonic baffle or partition between the horns and by using cork to accoustically enclose portions of the horns from which ultrasonic energy could otherwise escape.
If the horns 16 and 18 are aimed towards the ground in ~he 1~ forward direction with respect to vehicle motion, then 'che Leflected signal, R, will have a reflected frequency, fr, wh1ch will be higher than ft if the vehicle and system 10 are moving forward. Conversely, fr will be lower than ft i the vehicle and system 10 are moving in reverse.
As best seen in Fig. 2, the signal processing circuit 20 includes an oscillator 32 which provides the 40 kHz frequency.
Circuit 20 also receives the output R of the receiver 24. The transmit signal T is sent to the transmitter 22 and to a reference phase-locked-loop (PLL) circuit 34. The reference PLL
2n 34 includes a phase comparator 36, a low pass filter ~8 and a voltage controlled oscill~tor 40, connected as shown. The reference PLL 40 provides a reference voltage, Vt, at 42 which is proportional to the transmit frequency ft, less 40,000 Hz.
The output (R) of receiver 24 is recelved by an input amplifier 43. The output of input amplifier 43 is coupled to a squaring amplifier 44 and by an amplitude comparator or "drop-out" detector circuit 46. The circuit 46 rectifies the R signal and compares the average amplitude of the rectified R signal to a threshold voltage Vth, such as 2 volts, for example, which is slightly above the amplitude at which the PLL drops o~t of lock. The output of circuit 46 is normally low, but yoes high during periods when the output of receiver 24 is low or "drops out". The output of squaring amplifier 44 is sent to another or receive phase-locked-loop detector 48.
3'~ The receive PLL detector 48 includes a phase comparator S0, a filter circuit 52 with a hold switch controlled by the output of circuit 46, and a voltage controlled oscillator 54. Thus, PLL 48 provides at 56 a voltaye Vr which is propor~ional to the frequency fr of the receive si~nal R, less 40,000 Hz.
~û The voltages Vt and Vr are coupled to a difference amplifier 1 58 ~nich generates an output voltage Yo which is proportional to ~f - ,fr - ft), which, in turn, is proportional to the vehicle grc,ind speed. ~referably, the reference PLL 34 will be m~unted nea~ the receive PLL 48 and wi~l have the same type of temperature sensitive components. Since reference PLL 34 is directly driven by the transmit signal T and since outputs of PLLs 34 and 48 are subtracted from each other, this will eliminate drift in the output signal Vg due to temperature induced drift in the oscillator 32 or in components common to PLLs 34 and 48.
For furthe~ details relatin~ to the circuit of Fig. 2, the reader is referred to Figs. 3 - 7 and thQ table of suggested component values which follows this discussion. Beyond this, it should be pointed out, as best seen in Fig. 7, that the receive PLL 48 includes an inte~rating amplifier IC10 (with feedback capacitor C4). The output of phase comparator 50 is coupled to an input of the integrating amp IC10 via voltage control switch ICl and to a proportional amplifier (IC7). Switch ICl operates so that when the output from circuit 46 is low (when no signal 2C drop-out condition exists) the~ the input of IC10 is coupled to the output of phase comparator 50 so that the output Vr of IClC
will continuously var~ in magnitude proportional to chan~es 1n the frequency of received signal R. However, when the magnitude of R "drops out", then the output of drop-out detector circuit 46 goes high, causing switch ICl to disconnect the output of phase comparator 50 from the input of IC10. Thus, when received signal drop-out occurs, the output Vr of IC10 will remain unchanged until the drop-out condition ceases.
The output of proportional amp IC7 and the output Vr of IC10 are summed together by inverter and summin~ am~:~ IC~. The out~ut of IC8 is coupled to an lnput of VCO 54 to complete the pha,e locked loop circuit 48.
Table of Su~ested Component Values (F_~s. 3 -- 7) Resistor (Ohms) 35 Rl - 249k, 1% R31 - 8G.6k, 1
GRO[1ND VEl.OCIrrY SENSOR WITH DROP--OUT DETECT10 ~ackground of the Invention This invention relates to a sensor for sensing the relative velocity between one object moving relative to another, such as S the ground velocity of a vehicle, such as an agricultural vehicle.
On most agricultural and off-highway equipment in use today, vehicle speed or velocity is sensed by a magnetic pickup which senses the wheel speed. However, there are problems with this 10 measurement technique. For example, the rear or driving wheels can slip relative to the ground, therefore producing erroneous ground speed readings. When sensing ground speed from the front wheels, the front wheels may be off the ground at times, thus not rotating at true ground speed. As a result of steerage, the 15 front wheels may not track ground spèed because of wheel skidding.
Because of the inaccuracies introduced by this type of ground speed measurement, it cannot be effectively used as an input parameter for closed loop control systems such as 20 spraying, planting, and other implement or vehicle controls. To solve these problems, Doppler-type ground speed sensing systems have been proposed. The velocity, Vg, can be determined from the frequency shift between the received and transmitted signals, ~f, by a modified Doppler equation:
(1) Vg = (c Af) (ft 2 COS ~) where ~ is the angle of the signal transmission axis from horizontal, where c is the speed of sound, and where ft is the transmitted signal frequency.
Known speed sensing systems utilize phase-lockefl-loops (PLL) in the signal processing circuitry. In such systems, the magni-tude of the received signal can fluctuate considerably in ampli-tude due tc variations in the reflectivity of the ground and due to momentary destructive interference among wave fronts from the 35 various reflecting areas of the ground. Large fluctuations in receive signal magnitude can cause periods of "drop-out" during which the received frequency is not cietectable because the received signal m~anitude is too low Th-se pt?riods of srgnal æroF~-out can cause such sys~ems tO produce an erroneous or biased velocity output signal~ To be more specific, the low magnitude receive signal can cause the PLL to drop out of its locked state, with the result that the output voltage from the PLL goes to zero. Thus, in operation, the PLL output signal will fluctuate between zero and a correct indication of ground speed. ~hen this output signal is averaged or filtered, the J~n result will be an erroneously low indication of ground speeo.
~ .S. Patent ~o. 3,893,076, issued July 1, 19,;~ to Clifford, teacnes a digital spe.--d sensing systQm wherein co~ntera il4 and 116 contain num~ers wh1ch represent the time intecvals corresponding to successive groups of 5 cycles of a mixed Doppler frequency. These numbers are indicative of the sensed speed. Signal drop-out compensation is provided by a subtractor, comparator and logic circuit coupled between the counters and the system output. If the difference between the numbers in the two counters is large enough, such as when signal drop-out occurs, then th? su~tract~r and comp~rator operate via loglc gates to prev.nt ~pda~ing of a registe~- intc) which one of the numbers is otherwise placed. Such a system has a draw~ack in that, because the drop-out detection circuit is "downstream"
of the counters, it is possible that two consecutive intervals 2S could be the same, even though both intervals contain signal drop-outs. If this occurs, then the register would be updated with a misleading number which would not truly represent the actual speed. Furthermore, such a system is complex and would be expensive to produce.
Su_mary of _he In_t!~tlon An object of the present invention i5 to provide a speed sensing system with a simple and reliable system for compensating for fluctuations in the amplitude of the reflected or received signal.
~r; Another object of the present invention lS to provide a .
Doppler-type speed sensing system which ia insensitive to transmit frequency and component drift.
Another object of thc pcesent invention is to yrovide a Doppler-type speed sensing s~stem with a signal drop-out ¢O detecting capaoilit~ which does nc-t have timing pcoblems.
- I~hese and other objects are achieved by the present inven--TlOIi iYhich includes an i~ltrasonlc transmittee and receiver and a sigrli~. processing circuit. The slgnal processin~ circuit in-cludes a pair of phase-locked-loop (PLL) circuits, the first re-ceiving the transmit frequency, the second receiving the re-flected frequency. A drop out detect circuit has a comparator which receives the reflected signal and compares its rectiFied and averaged amplitude to a threshold. When this rectified and ave;aged amplitude drops out or falls below the threshold, the comparator turns on and it opens a switch in the second PLL so that the output of the second PLL remains subst~ntially un-changed for the duration of th~ dro~-out conaition. An outpu~
signal which represents the ground velocity (speed and direc-tion) is derived from the difference between the outputs of the first and second PLLs. The result is that the output signal is substantially unaffected by the ref~ected signal drop-out condition.
These and other obje_ts are also achieved by a preferred embodiment of the present invention which includes a master cloc,k from which all timin~ is d,-rive~, a transmit ~mplif1er and transducer, a receive ampliEier arld transducer, a di~ital frequency detector and a signal dropout sense and hold circuit.
The master clock is divided down to the transmit frequency (40 kHz is preferred) to drive the transmit amplifier and transducer. The received echo is amplified, squared, and sent to the frequency detector, where the difference between its period and that of the transmit signal is measured. This difference is proportional to speed.
The frequency detector contains two down counters. One i~
3() driven by the receive signal, the other is driven by a signdl whose frequency is derived from the master clock. I'he receive counter initializes and turns on and off the clock counter.
During each measurement interval, the clock counter measures the number of clock cycles that occur during a particular number (1280) of receive cycles. ~ince the transml-frequency is also derived from the master clock, each count of the clock counter represents 3 fixed fractioll of a transmit cycle. Therefor~, the final count represents the difference hetween the transmit and receive periods in terms_o__the ~(~ trans_it period, not in terms of an independent reference.
t73iL
1 This makes the detector output insensitive to drifts in the master clock freguency or to changes in the characteristics of circuit components.
At the end of each measurement interval, the final count is latched for output and the counting process begins again.
The drop-out detector monitors the amplitude of the receive signal. Thus, in both embodiments, the variable amplitude reflected signal is received by an input of a drop-out detection circuit. Drop-out is considered to occur when this amplitude drops below the minimum level for which true Doppler shift can reliably be detected. When the drop-out condition occurs in the preferred embodiment~ the clock and receive counters are inhibited and the frequency detector waits until the drop-out condition ceases. At this time, counting resumes.
Brief Description of the Drawings Fig. 1 is a simplified schematic of a speed sensing system.
Fig. 2 is a schematic block diagram of one embodiment of the signal processing circuit of Fig. 1.
Figs. 3 - 7 are detailed circuit diagrams of various 20 portions of Fig. 2.
Fig. 8 is a schematic block diagram of a preferred embodiment of a signal processing unit, according to the present invention.
Figs. 9 - 15 are detailed circuit diagrams of various 25 portions of Fig. 8.
Detailed Description The ground speed sensing system 10 includes a continuous ultrasonic transmitter and receiver unit 12 for mounting on a vehicle lower frame member 1~. The unit 12 has transmit and receive horns 16 and 18, preEerably aimed in a Eorward direction at an angle ~ of approximately 37 degrees Erom horizontal. A
signal processing unit 20 provides an ultrasonic transmit signal T to the unit 14 and receives a signal from the unit 14. The horns could be conventional ultrasonic horns. The horns 16 and 35 18 are coupled to a corresponding conventional ultrasonic transmitter 22 and receiver 24. The transmitter 22 preferably transmits continuously at a transmit frequency ft of 40 kHz.
The output of the receiver 24 will be a reflected signal R
wit~ re~uency fr. Cross talk between the transmitter an~
rec~1ver is prefera~ly eliminated by using cork to accoustically isolate the horns 16 and 18 from each other or by suspending the h~rns via known rubber "shock mounts" by placing a sonic baffle or partition between the horns and by using cork to accoustically enclose portions of the horns from which ultrasonic energy could otherwise escape.
If the horns 16 and 18 are aimed towards the ground in ~he 1~ forward direction with respect to vehicle motion, then 'che Leflected signal, R, will have a reflected frequency, fr, wh1ch will be higher than ft if the vehicle and system 10 are moving forward. Conversely, fr will be lower than ft i the vehicle and system 10 are moving in reverse.
As best seen in Fig. 2, the signal processing circuit 20 includes an oscillator 32 which provides the 40 kHz frequency.
Circuit 20 also receives the output R of the receiver 24. The transmit signal T is sent to the transmitter 22 and to a reference phase-locked-loop (PLL) circuit 34. The reference PLL
2n 34 includes a phase comparator 36, a low pass filter ~8 and a voltage controlled oscill~tor 40, connected as shown. The reference PLL 40 provides a reference voltage, Vt, at 42 which is proportional to the transmit frequency ft, less 40,000 Hz.
The output (R) of receiver 24 is recelved by an input amplifier 43. The output of input amplifier 43 is coupled to a squaring amplifier 44 and by an amplitude comparator or "drop-out" detector circuit 46. The circuit 46 rectifies the R signal and compares the average amplitude of the rectified R signal to a threshold voltage Vth, such as 2 volts, for example, which is slightly above the amplitude at which the PLL drops o~t of lock. The output of circuit 46 is normally low, but yoes high during periods when the output of receiver 24 is low or "drops out". The output of squaring amplifier 44 is sent to another or receive phase-locked-loop detector 48.
3'~ The receive PLL detector 48 includes a phase comparator S0, a filter circuit 52 with a hold switch controlled by the output of circuit 46, and a voltage controlled oscillator 54. Thus, PLL 48 provides at 56 a voltaye Vr which is propor~ional to the frequency fr of the receive si~nal R, less 40,000 Hz.
~û The voltages Vt and Vr are coupled to a difference amplifier 1 58 ~nich generates an output voltage Yo which is proportional to ~f - ,fr - ft), which, in turn, is proportional to the vehicle grc,ind speed. ~referably, the reference PLL 34 will be m~unted nea~ the receive PLL 48 and wi~l have the same type of temperature sensitive components. Since reference PLL 34 is directly driven by the transmit signal T and since outputs of PLLs 34 and 48 are subtracted from each other, this will eliminate drift in the output signal Vg due to temperature induced drift in the oscillator 32 or in components common to PLLs 34 and 48.
For furthe~ details relatin~ to the circuit of Fig. 2, the reader is referred to Figs. 3 - 7 and thQ table of suggested component values which follows this discussion. Beyond this, it should be pointed out, as best seen in Fig. 7, that the receive PLL 48 includes an inte~rating amplifier IC10 (with feedback capacitor C4). The output of phase comparator 50 is coupled to an input of the integrating amp IC10 via voltage control switch ICl and to a proportional amplifier (IC7). Switch ICl operates so that when the output from circuit 46 is low (when no signal 2C drop-out condition exists) the~ the input of IC10 is coupled to the output of phase comparator 50 so that the output Vr of IClC
will continuously var~ in magnitude proportional to chan~es 1n the frequency of received signal R. However, when the magnitude of R "drops out", then the output of drop-out detector circuit 46 goes high, causing switch ICl to disconnect the output of phase comparator 50 from the input of IC10. Thus, when received signal drop-out occurs, the output Vr of IC10 will remain unchanged until the drop-out condition ceases.
The output of proportional amp IC7 and the output Vr of IC10 are summed together by inverter and summin~ am~:~ IC~. The out~ut of IC8 is coupled to an lnput of VCO 54 to complete the pha,e locked loop circuit 48.
Table of Su~ested Component Values (F_~s. 3 -- 7) Resistor (Ohms) 35 Rl - 249k, 1% R31 - 8G.6k, 1
2 - 49.9k, 1~ 32 - 30k, ~w 5 - 18k, ~w 33 - lk, ~w 6 - lOk, kw 3~ - 4.98 , - lOk, ~w 35 - 4.99k, 1 8 - 20k, 1~ 36 - lk, ~w 7~
: ~ - 20k, 1% 37 - 20k, 1%
I( - lOk, 1~ 38 - lOk, 1%
Il 249k, 1% 39 - lQk, 1%
12 44.9k/ 1~ 40 - 220, ~w 13 - lOk, ~w 41 - 7.5k, ~w 14 - 4.7k, ~w 42 - 20k, 1%
15 - 220, ~w 43 - 40.2k, 1%
16 - 2200k 1% 44 - 220, ~w 17 - 2.7k, ~w 45 - lk, ~w n 18 - lOk, ~w 46 - lOk, 1 19 - lOk, ~w 47 - lOk, 1 20 - 200k, lb 48 - lOk, 1 21 - 20k, 1% 49 - lOk, 1~
22 - lOk, ~w 50 - lOk, ~w 15 23 - lQ0, ~w 51 - lOk, ~w 24 - lOk, ~w 52 - lOk, ~w 25 - 220, ~w 53 - 12k, ~W
26 - 80.6k, 1~ (Match R38 ~ R43 to 0.1~) 27 - 3.3k, ~w 20 28 - 4.42k, 1%
29 - 40.2k, 1 30 - 3.3k, ~w IntQ~ Clrcoits ICl - Digitally Controlled Analog Switch AD7512 DI
IC2, IC3 - Phase Locked Loop EGC 890 (Sylvania) IC4, 7, 8 and 9 - Standard OP Amp 741 IC5, 6 and 10 - High Performance Op. Amp LF 356 B
ICll - Comparator LM 311 IC12 - Comparator LM 357 Capacitors (Mf = microfarads Potentiometers . .~
Cl - .001 Mf - poly R101 - lOOk 2 - .001 Mf - poly 102 - 25k
: ~ - 20k, 1% 37 - 20k, 1%
I( - lOk, 1~ 38 - lOk, 1%
Il 249k, 1% 39 - lQk, 1%
12 44.9k/ 1~ 40 - 220, ~w 13 - lOk, ~w 41 - 7.5k, ~w 14 - 4.7k, ~w 42 - 20k, 1%
15 - 220, ~w 43 - 40.2k, 1%
16 - 2200k 1% 44 - 220, ~w 17 - 2.7k, ~w 45 - lk, ~w n 18 - lOk, ~w 46 - lOk, 1 19 - lOk, ~w 47 - lOk, 1 20 - 200k, lb 48 - lOk, 1 21 - 20k, 1% 49 - lOk, 1~
22 - lOk, ~w 50 - lOk, ~w 15 23 - lQ0, ~w 51 - lOk, ~w 24 - lOk, ~w 52 - lOk, ~w 25 - 220, ~w 53 - 12k, ~W
26 - 80.6k, 1~ (Match R38 ~ R43 to 0.1~) 27 - 3.3k, ~w 20 28 - 4.42k, 1%
29 - 40.2k, 1 30 - 3.3k, ~w IntQ~ Clrcoits ICl - Digitally Controlled Analog Switch AD7512 DI
IC2, IC3 - Phase Locked Loop EGC 890 (Sylvania) IC4, 7, 8 and 9 - Standard OP Amp 741 IC5, 6 and 10 - High Performance Op. Amp LF 356 B
ICll - Comparator LM 311 IC12 - Comparator LM 357 Capacitors (Mf = microfarads Potentiometers . .~
Cl - .001 Mf - poly R101 - lOOk 2 - .001 Mf - poly 102 - 25k
3 - .01 Mf 103 - 5k ; 4 - 1 Mf - poly 104 - 50 5 - 100 pf 105 - lk 6 ~ .001 Mf 111 - lOOk 7 - l Mf 112 - 25k S - l Mf 9 - .01 Mf lQ - 1 Mf Monolithic Pots R101 and Rlll are preferably ~ Mf ~onolithic adjusted so that the fmax of VCOs 12 1 ,~f Monolithic 54 ar,d 40 is 43 kHz at 1~ volts.
13 - 1 Mf Pots R102 and ~L12 are preferably 14 - .02 Mf adjusted so that the fmin of VCOs 54 and 40 is 37 kHz at 0 volts.
Diodes Dl ~ lN914 D2 - lN914 l; D3 - lN821 D4 - lN821 D5 - lN9lg D6 - lN914 D7 - lN914 Descri~tion of the Preferred Embodiment ~ As best seen in Fig. 8, the signal processing circuit 220 includes an oscillator 222 with a 4 MHz master clock frequency which is applied to a frequency divider unit 224. ~nit 224 ~(~ provides a 40 kHz transmit freqlency signal, a 500 kHz clock frequency, fc, and a calihrate frequency, fcal, of 408i5 Hz.
The 40 kHz signal is transmitted via power amplifier 226 to transducer 28 and transmit horn 16, which generates the 40 kHz ultrasonic transmit signal.
The reflected ultrasonic signal is received by horn 18 and receiver transducer 30 which generates the reflected signal R
with frequency fr. The signal R is amplified by preamp 232 ana by receiver amplifier 234 and is then applied to inputs of squaring circuit 236 and of drop-out detect circuit 238. I'he 3~ output of drop-out detect circuit 238 is norm311~ low, but goes high when the peak amplitude of the output of amp 234 stays below a threshold of 2.0 volts, for example.
A switch 240 receives the transmit frequenc~ ft and the calibrate frequency fcal frvm 224 and receives the reflected 3~ frequency fr from 236. Switch 240 couples a selected one o~-these frequencies to the C input of a synchronizing flip-flop 242 and to the C input of receive down counter 244 via 1 microsecond delay 248. Ail inhi~it or disa~Le drop-out ou~-put of swi.ch 240 is coupled to the drop-out detector 238.
4i -- 8 --The D or data input of D-type flip-flop 242 is coupled to th~ output of drop-out detect circ~it 238, the set S input is coupled to the "0 out" terminal of receive down cG~nter 244, and the ~2 output is coupled to the inhibit, Inh, inputs of receive down counter 244 and of clock down counter 246.
The receive down counter 244 also has its clock input coupled to the output of switch 240 via 1 microsecond delay 248. A 12-bit binary word (equal to decimal i280, for example,) ls applled to the preset data pins of down counter 244. The "0-lC~ out'l terminal of down counter 244 is also coupled Vi3 microsecond oelGy 250 to the +T input of monostable mul.tivibrator or one-shot 252. Ihc inverted ~ output of "latch" one-shot 252 is cou~led to the inverted read input of latch 254 and to the +T input of monostable multivibrator or one-shot 256. The Q output of "preset" one-shot 256 is coupled to the preset control inputs of clock and receive down counters 246 and 2~4 via O~ gate 257. OR gate 257 also is coupled to a resistor and capacitor circuit 259. Circuit 259 and OR gate 257 operate to reset counters 244 and 246 when the system power 2~ !from which +15 volts is cierived) is turned on.
The clock .nput C of aown counter 240 receives tlle 5~0 kii~
frequency fc from frequency diviaer unit 224. The 12 least significant bits of a binary word (equal to 16000 ~512 or binary 100 0000 1000 0000) are applied to the preset data pins of clock down counter 246. The number 16~00 is equal to the number of the cycles of the clock frequency fc which will occur in the time taken up by 1280 cycles of the transmit frequency ft...(500,000 * 40,000) x 1280. The contents of the down counter 246 is communicated to latch ~54 via a 10 blt data bu.s.
3~ The latch 254 is coupled via a 10 bit dat.-, bus to a d.igital to analog converter 258 and to output amplifer 260. An offset level may be applied via summer 262 and the scaling amplifier provides the output voltage Vo.
The clock down counter preset offset of 512 is chosen so ~,r that the full range of forward and reverse speeds of the vehicle can ~e represented by positive clock down counter valves. This is necessary if the D/A converter 258 treats all digital numbe-s from lat.h 254 as positive. Howevel, if a D/A convert~r wi.~h ^negative number capability is used, th*n no ofse~ is
13 - 1 Mf Pots R102 and ~L12 are preferably 14 - .02 Mf adjusted so that the fmin of VCOs 54 and 40 is 37 kHz at 0 volts.
Diodes Dl ~ lN914 D2 - lN914 l; D3 - lN821 D4 - lN821 D5 - lN9lg D6 - lN914 D7 - lN914 Descri~tion of the Preferred Embodiment ~ As best seen in Fig. 8, the signal processing circuit 220 includes an oscillator 222 with a 4 MHz master clock frequency which is applied to a frequency divider unit 224. ~nit 224 ~(~ provides a 40 kHz transmit freqlency signal, a 500 kHz clock frequency, fc, and a calihrate frequency, fcal, of 408i5 Hz.
The 40 kHz signal is transmitted via power amplifier 226 to transducer 28 and transmit horn 16, which generates the 40 kHz ultrasonic transmit signal.
The reflected ultrasonic signal is received by horn 18 and receiver transducer 30 which generates the reflected signal R
with frequency fr. The signal R is amplified by preamp 232 ana by receiver amplifier 234 and is then applied to inputs of squaring circuit 236 and of drop-out detect circuit 238. I'he 3~ output of drop-out detect circuit 238 is norm311~ low, but goes high when the peak amplitude of the output of amp 234 stays below a threshold of 2.0 volts, for example.
A switch 240 receives the transmit frequenc~ ft and the calibrate frequency fcal frvm 224 and receives the reflected 3~ frequency fr from 236. Switch 240 couples a selected one o~-these frequencies to the C input of a synchronizing flip-flop 242 and to the C input of receive down counter 244 via 1 microsecond delay 248. Ail inhi~it or disa~Le drop-out ou~-put of swi.ch 240 is coupled to the drop-out detector 238.
4i -- 8 --The D or data input of D-type flip-flop 242 is coupled to th~ output of drop-out detect circ~it 238, the set S input is coupled to the "0 out" terminal of receive down cG~nter 244, and the ~2 output is coupled to the inhibit, Inh, inputs of receive down counter 244 and of clock down counter 246.
The receive down counter 244 also has its clock input coupled to the output of switch 240 via 1 microsecond delay 248. A 12-bit binary word (equal to decimal i280, for example,) ls applled to the preset data pins of down counter 244. The "0-lC~ out'l terminal of down counter 244 is also coupled Vi3 microsecond oelGy 250 to the +T input of monostable mul.tivibrator or one-shot 252. Ihc inverted ~ output of "latch" one-shot 252 is cou~led to the inverted read input of latch 254 and to the +T input of monostable multivibrator or one-shot 256. The Q output of "preset" one-shot 256 is coupled to the preset control inputs of clock and receive down counters 246 and 2~4 via O~ gate 257. OR gate 257 also is coupled to a resistor and capacitor circuit 259. Circuit 259 and OR gate 257 operate to reset counters 244 and 246 when the system power 2~ !from which +15 volts is cierived) is turned on.
The clock .nput C of aown counter 240 receives tlle 5~0 kii~
frequency fc from frequency diviaer unit 224. The 12 least significant bits of a binary word (equal to 16000 ~512 or binary 100 0000 1000 0000) are applied to the preset data pins of clock down counter 246. The number 16~00 is equal to the number of the cycles of the clock frequency fc which will occur in the time taken up by 1280 cycles of the transmit frequency ft...(500,000 * 40,000) x 1280. The contents of the down counter 246 is communicated to latch ~54 via a 10 blt data bu.s.
3~ The latch 254 is coupled via a 10 bit dat.-, bus to a d.igital to analog converter 258 and to output amplifer 260. An offset level may be applied via summer 262 and the scaling amplifier provides the output voltage Vo.
The clock down counter preset offset of 512 is chosen so ~,r that the full range of forward and reverse speeds of the vehicle can ~e represented by positive clock down counter valves. This is necessary if the D/A converter 258 treats all digital numbe-s from lat.h 254 as positive. Howevel, if a D/A convert~r wi.~h ^negative number capability is used, th*n no ofse~ is
4~
g 7~
1 needed. In this latter case, the resulting final clock down counter numbers would be positive for orward speeds, zero for zero speeds and nega~ive ~or reverse speeds.
Mode of Operation of Preferred Embodiment During normal operation, the switch 240 selects the fr frequency from squaring amp 236. Down counters 244 and 246 are simultaneously preset to predetermined numbers upon generation of a preset pulse by preset one-shot 256. Receive down counter is preset to 1280 (binary 10100000000). Clock down counter is preset to the 12 least significant bits of 16512 which is binary 000 1000 0000.
Then, assuming no signal drop-out condition is detected by drop-out detector 238, the receive down counter 244 counts down at a rate equal to the frequency fr of the reflected signal, which frequency is applied to the clock input C of receive down counter.
By rewriting the Doppler equation, (1), it follows that the frequency shift ~F = fr - ft is approximately 82.87 Hz per mile per hour of ground speed Vg:
2i~ (2) ~f = (Vg x ft x 2 cos ~) c Thus, it follows that receive down counter 244 will generally count down from 1280 to 0 in around approximately 30.727 miliseconds for a forward ground speed of 20 mph, in 32 miliseconds for a ground speed of 0.0 mph, and in approximately 32.335 miliseconds for a rearward ground speed of 5 mph. Thus, receive down counter 244 establishes a variable time interval equal to the time occupied by a predetermined number of cycles of the reflected frequency fr. At the same time, the 500 kHz square wave clock frequency fc from frequency divider 224 is applied to the clock input c of clock down counter 246 so that it counts down from its preset value at a 500 kHz rate. The counters 244 and 246 continue counting down at their respective rates until receive down counter 244 teaches 0, at which point -~5 its 0-out output generates a low-to-high transition ~0 - 1).
This 0 - 1 transition is applied to the set S input of flip-flop 242 so that the normally low Q output of flip-flop 242 and the INH inputs of both down counters 244 and 246 go high, thus inhibiting further down counting by both down counters 244 a~d ~i 246 fter a 1 microsecond delay due to delay 250, the 0 - 1 .-ar~si~ion of the 0-out of 244 also causes latch one-shot 252 to gene--ate a negative 1 mlcrosecond pulse. The positive going (or trailing) edge of this pulse causes latch 254 to read the contents of clock down counter 246. To a very close approximation, the final number N in the clock down counter 24 will be defined by the equation:
(3) ~ f x Nc x Nd) (ft x Nt)) -~ 512 i~! where df is e~ual to fr - ft, Nc is the number of receive cycles over which the recelve p~riod is measured (1280j, Nd is the ratio of the master cloc~ fre~uency (4 MHz) to the transmi~
frequency ft (40 KHz) and Nt is the ratio o~ master clock frequency to the clock counter input frequency (500 kHz). For example, for ~round speeds of forward, 20 rnph, O mph and reverse
g 7~
1 needed. In this latter case, the resulting final clock down counter numbers would be positive for orward speeds, zero for zero speeds and nega~ive ~or reverse speeds.
Mode of Operation of Preferred Embodiment During normal operation, the switch 240 selects the fr frequency from squaring amp 236. Down counters 244 and 246 are simultaneously preset to predetermined numbers upon generation of a preset pulse by preset one-shot 256. Receive down counter is preset to 1280 (binary 10100000000). Clock down counter is preset to the 12 least significant bits of 16512 which is binary 000 1000 0000.
Then, assuming no signal drop-out condition is detected by drop-out detector 238, the receive down counter 244 counts down at a rate equal to the frequency fr of the reflected signal, which frequency is applied to the clock input C of receive down counter.
By rewriting the Doppler equation, (1), it follows that the frequency shift ~F = fr - ft is approximately 82.87 Hz per mile per hour of ground speed Vg:
2i~ (2) ~f = (Vg x ft x 2 cos ~) c Thus, it follows that receive down counter 244 will generally count down from 1280 to 0 in around approximately 30.727 miliseconds for a forward ground speed of 20 mph, in 32 miliseconds for a ground speed of 0.0 mph, and in approximately 32.335 miliseconds for a rearward ground speed of 5 mph. Thus, receive down counter 244 establishes a variable time interval equal to the time occupied by a predetermined number of cycles of the reflected frequency fr. At the same time, the 500 kHz square wave clock frequency fc from frequency divider 224 is applied to the clock input c of clock down counter 246 so that it counts down from its preset value at a 500 kHz rate. The counters 244 and 246 continue counting down at their respective rates until receive down counter 244 teaches 0, at which point -~5 its 0-out output generates a low-to-high transition ~0 - 1).
This 0 - 1 transition is applied to the set S input of flip-flop 242 so that the normally low Q output of flip-flop 242 and the INH inputs of both down counters 244 and 246 go high, thus inhibiting further down counting by both down counters 244 a~d ~i 246 fter a 1 microsecond delay due to delay 250, the 0 - 1 .-ar~si~ion of the 0-out of 244 also causes latch one-shot 252 to gene--ate a negative 1 mlcrosecond pulse. The positive going (or trailing) edge of this pulse causes latch 254 to read the contents of clock down counter 246. To a very close approximation, the final number N in the clock down counter 24 will be defined by the equation:
(3) ~ f x Nc x Nd) (ft x Nt)) -~ 512 i~! where df is e~ual to fr - ft, Nc is the number of receive cycles over which the recelve p~riod is measured (1280j, Nd is the ratio of the master cloc~ fre~uency (4 MHz) to the transmi~
frequency ft (40 KHz) and Nt is the ratio o~ master clock frequency to the clock counter input frequency (500 kHz). For example, for ~round speeds of forward, 20 rnph, O mph and reverse
5 mph, the latch 254 will contain values of approximately 1173, 512 and 345, respectively. Thus, the contents of latch 254 is linearly related to ground velocity. This can also be shown by substituting equation (2) for ~f in equation (3) to obtain the '(~ following equation:
~4) N = ((V3 x 2 cos ~ x ~c x ~d) (~t x c)) ~ 512.
Thus, it can be seen that the final count number ~ is dependent only on the physical quantities Vg and a and on the digital quantities Nc, Nd, and Nt. It is insensitive to drift ln the 4 MHz master clock frequency since this frequency is cancelled out in the derivation of equation 4.
Now, the negative pulse from latch one-shot 252 also causes preset one-shot 256 to generate a positive 1 microsecond pulse 3~ which presets both counters 244 and 246 ana returns the 0-ou~:
o~tput of down counter 244 back to its initial low state. Then, the next rising edge of the pulse train from switch 240 resets Q
of flip-flop 242 and the Inh inputs of counters 244 and 246 back to their initial low states so that counters 244 and 24b 3t; can start down counting again.
The D/A converter 258 converts the contellts of latch 254 into an analog voltage so that, for example, a 1 count change i~, tht la~ch contents corresponds to volt3ge cnallge of ~.77 milivolts at the output of D/~, converter ;8. ~he oU~p!lt of D/a _~ converter 25~ is ampli~ied by amplifier 2~1. Then, offset and ~ L~ r~
1 ~ca e factors may be applied via summer 262 and variable amp 254 to obtain an output volta3e Vo which is proportional to the iat-h contents N, and thus, to the ground speed V~.
Now, when the amplitude of the reflected signal R is at s normai levels, then the output of drop-out detector 238 is low and the syste~ operates as just described. However, the reflected signal amplitude may "drop out" due to variations in terrain reflectivity or due to destructive interference among wave fronts from the various reflecting areas of the terrain.
1~ This signal drop-out condition can cause a speed sensing system to proauce erroneous ground speed values. In this preferred embodiment of the present invention, the output of the drop-out detect circuit 238 and the D input of flip-flop 242 go high when this drop-out condition occurs. Then, on the next rising edge f the pulse train from switch 240, the Q output of flip-flop 242 goes high, thus inhibiting both down counters 244 and 246, as long as the drop-out condition exists.
When the drop-out condition ends, the output of drop-out detect clrcuit 238 and the D input of flip-flop 242 go back low~ Then, on the next low to high transi.ion of the pulse train from 240, the Q out of fli2-flop 242 goes back iow an3 down counters 244 and 246 resume counting. In this manner, tht?
drop-out condition does not degrade the velocity information.
A testing capability is provided for this system by the addition of switch 240. In the normal operating position (shown), switch 240 connects the output of squaring circuit 236 to receive down counter 244 so that the system operates as described previously. If switch 240 is in the "zero" position, then the 40 kHz transmit frequency is coupled to receive down 3() counter 244 so that if the system is operating properly, th*
contents of latch 54 will indlcate a zero ground speed. If switch 240 is in its "CAL" position, then a calibrate frequency fcal of 40.816 kHz is coupled to receive down counter 244 so that the contents of latch 254 should indicate a predetermined tli forward grouna speed. When switch 240 is in the "zero" or "callbrate" positions, it causes drop-out detector 238 to r~main in its low output state so that a drop-out condition does not nterfere with the test f'unction.
It should be unierstood tr,at this inventlon could be used to 4(~ sense velocities other than ~ehicle ~round sueed. For exam?le, ~ 12 -d~6~ 3~L
if the horns l6 and 18 were aimed at a rotating tire, a meas'r~ of tire Lotation speed could be obtained. Similarly, if ti~ie t~ ~;'llS wer~ aimed at any ob~ect movin~ with respect to the horns, such as a stra~ mat moving through a combine, then this invention would sense the velocity of that moving object.
~ he following are tables of the recommended values for the components shown in the preferred embodiment of Figs. 9 - 15.
Table A corresponds to Figs. 9, 10 and 12 ~ 14. Table B
corresponds to Fi~. 15 and elements 234 and 236 of Fig. 11.
Table C corresponds to elements 230 and 232 of Fig. 11.
TABLE A (Fi~C. 9, 10 and 12 - 14) _ _ _ _ _ _ . _ . _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ . _ _ Resistors (Ohms) Rl - 100~2, ~W
2 - 4.7M, ~W
3 ~ 4.7k, ~W
4 - 4.7k, ~W
5 - lk R17-6 - lk, ~W
~4) N = ((V3 x 2 cos ~ x ~c x ~d) (~t x c)) ~ 512.
Thus, it can be seen that the final count number ~ is dependent only on the physical quantities Vg and a and on the digital quantities Nc, Nd, and Nt. It is insensitive to drift ln the 4 MHz master clock frequency since this frequency is cancelled out in the derivation of equation 4.
Now, the negative pulse from latch one-shot 252 also causes preset one-shot 256 to generate a positive 1 microsecond pulse 3~ which presets both counters 244 and 246 ana returns the 0-ou~:
o~tput of down counter 244 back to its initial low state. Then, the next rising edge of the pulse train from switch 240 resets Q
of flip-flop 242 and the Inh inputs of counters 244 and 246 back to their initial low states so that counters 244 and 24b 3t; can start down counting again.
The D/A converter 258 converts the contellts of latch 254 into an analog voltage so that, for example, a 1 count change i~, tht la~ch contents corresponds to volt3ge cnallge of ~.77 milivolts at the output of D/~, converter ;8. ~he oU~p!lt of D/a _~ converter 25~ is ampli~ied by amplifier 2~1. Then, offset and ~ L~ r~
1 ~ca e factors may be applied via summer 262 and variable amp 254 to obtain an output volta3e Vo which is proportional to the iat-h contents N, and thus, to the ground speed V~.
Now, when the amplitude of the reflected signal R is at s normai levels, then the output of drop-out detector 238 is low and the syste~ operates as just described. However, the reflected signal amplitude may "drop out" due to variations in terrain reflectivity or due to destructive interference among wave fronts from the various reflecting areas of the terrain.
1~ This signal drop-out condition can cause a speed sensing system to proauce erroneous ground speed values. In this preferred embodiment of the present invention, the output of the drop-out detect circuit 238 and the D input of flip-flop 242 go high when this drop-out condition occurs. Then, on the next rising edge f the pulse train from switch 240, the Q output of flip-flop 242 goes high, thus inhibiting both down counters 244 and 246, as long as the drop-out condition exists.
When the drop-out condition ends, the output of drop-out detect clrcuit 238 and the D input of flip-flop 242 go back low~ Then, on the next low to high transi.ion of the pulse train from 240, the Q out of fli2-flop 242 goes back iow an3 down counters 244 and 246 resume counting. In this manner, tht?
drop-out condition does not degrade the velocity information.
A testing capability is provided for this system by the addition of switch 240. In the normal operating position (shown), switch 240 connects the output of squaring circuit 236 to receive down counter 244 so that the system operates as described previously. If switch 240 is in the "zero" position, then the 40 kHz transmit frequency is coupled to receive down 3() counter 244 so that if the system is operating properly, th*
contents of latch 54 will indlcate a zero ground speed. If switch 240 is in its "CAL" position, then a calibrate frequency fcal of 40.816 kHz is coupled to receive down counter 244 so that the contents of latch 254 should indicate a predetermined tli forward grouna speed. When switch 240 is in the "zero" or "callbrate" positions, it causes drop-out detector 238 to r~main in its low output state so that a drop-out condition does not nterfere with the test f'unction.
It should be unierstood tr,at this inventlon could be used to 4(~ sense velocities other than ~ehicle ~round sueed. For exam?le, ~ 12 -d~6~ 3~L
if the horns l6 and 18 were aimed at a rotating tire, a meas'r~ of tire Lotation speed could be obtained. Similarly, if ti~ie t~ ~;'llS wer~ aimed at any ob~ect movin~ with respect to the horns, such as a stra~ mat moving through a combine, then this invention would sense the velocity of that moving object.
~ he following are tables of the recommended values for the components shown in the preferred embodiment of Figs. 9 - 15.
Table A corresponds to Figs. 9, 10 and 12 ~ 14. Table B
corresponds to Fi~. 15 and elements 234 and 236 of Fig. 11.
Table C corresponds to elements 230 and 232 of Fig. 11.
TABLE A (Fi~C. 9, 10 and 12 - 14) _ _ _ _ _ _ . _ . _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ . _ _ Resistors (Ohms) Rl - 100~2, ~W
2 - 4.7M, ~W
3 ~ 4.7k, ~W
4 - 4.7k, ~W
5 - lk R17-6 - lk, ~W
6 - lk 18-6 - 30k, kW
7 - lOk, ~W 19-6 - lM, ~W
'-?~ 8 - lOk, ~W 21-6 - lOk, ~W
10 - lOk, ~W 22-6 - lOk, '~W
ll - lOk, 1~ R38-6 - lOk, 1~W
12 - 40O2k, 1~ R55-6,R56-6 - 100l, kW
17 - lOk, 1~
25 18 - lOk, 1%
19 - 4.7k, ~W
21 - 10~2, ~W
22 ~ W
23 - 10~2, ~1 30 24 lOk, ~W
- lOk, ~W
26 - lOk, ~W
27 - 30k, ~W
28 - 447k, kW
3" 29 lOOk, ~W
- 2M, ~W
31 - 150k, ~W
Inte~rated_Clrcuits ICl - 4011 IC15 - MC14526 2 - MC14526 16 - M~14526 --- 1~ --:`3 - MC14526 17 - MC14526 , - MC14526 19 - MC14526
'-?~ 8 - lOk, ~W 21-6 - lOk, ~W
10 - lOk, ~W 22-6 - lOk, '~W
ll - lOk, 1~ R38-6 - lOk, 1~W
12 - 40O2k, 1~ R55-6,R56-6 - 100l, kW
17 - lOk, 1~
25 18 - lOk, 1%
19 - 4.7k, ~W
21 - 10~2, ~W
22 ~ W
23 - 10~2, ~1 30 24 lOk, ~W
- lOk, ~W
26 - lOk, ~W
27 - 30k, ~W
28 - 447k, kW
3" 29 lOOk, ~W
- 2M, ~W
31 - 150k, ~W
Inte~rated_Clrcuits ICl - 4011 IC15 - MC14526 2 - MC14526 16 - M~14526 --- 1~ --:`3 - MC14526 17 - MC14526 , - MC14526 19 - MC14526
8 - CD4098 22 - 4042
9 - CD4098 23 - 4042
10 - 4071 24 - LF356
11 - 4011 25 - LF356 lG12 -- 4013 26 - MC1438~
Potentiometers Diodes R101 - 25k, 20T - Type 89X Dl - IN914 102 - lOk, 20T - Type 89X
R101-6 - 2k, 20T - Helipot type 66W
~ t_ Transducer Xtl - 4.0 MHz X-2 M~sSd TR89 ~ype AG
Socket Indu~tors 14 pin DIP Ll, 2.88 mH Cambion 558-106-31 Capacitors (mf = microfarad) All capacitors ceramic or monolithic Cl - lMf VC24 - 100 pf 2 - 33 pf 25 - 330 pf 4 - .1 Mf 26 - .002 Mf 3~ 5 - .1 Mf 27 - .01 ML
6 - .1 Mf 28 - 100 pf 7 - .1 Mf 29 - 100 p~
8 - .1 Mf 30 - 1 Mf 9 - 47 Mf 31 - 1 Mf ~r1l. - 47 Mf 32 - 1 Mf
Potentiometers Diodes R101 - 25k, 20T - Type 89X Dl - IN914 102 - lOk, 20T - Type 89X
R101-6 - 2k, 20T - Helipot type 66W
~ t_ Transducer Xtl - 4.0 MHz X-2 M~sSd TR89 ~ype AG
Socket Indu~tors 14 pin DIP Ll, 2.88 mH Cambion 558-106-31 Capacitors (mf = microfarad) All capacitors ceramic or monolithic Cl - lMf VC24 - 100 pf 2 - 33 pf 25 - 330 pf 4 - .1 Mf 26 - .002 Mf 3~ 5 - .1 Mf 27 - .01 ML
6 - .1 Mf 28 - 100 pf 7 - .1 Mf 29 - 100 p~
8 - .1 Mf 30 - 1 Mf 9 - 47 Mf 31 - 1 Mf ~r1l. - 47 Mf 32 - 1 Mf
12 - 1 Mf 33 - 1 Mf
13 - .1 Mf 34 - 1 Mf
14 - .1 Mf 35 - 1 Mf - 100 pf 36 - 1 Mf A~16 - 100 pf 37 - ] .~f $ ~
:' 17 - .1 Mf 38 1 Mf 18 - .1 Mf 39 - 1 Mf 19 - .1 Mf C17-6 - 1 Mf Monolithic 2Q - .1 Mf C27-6 - Optional 21 - 1 Mf C28-6 - Optional 22 - 47 Mf C20-4 - .003 Mf 23 - Decoupling Note: a) Cl, C4, C5, C13 - Cl9 should be mounted as close as possible to their associated integrated circuit.
b) L1, R20-4, R103~4r C20-4 are mounted in case of transmitter horn 16.
~ABLE B !_ t Fi~ . 1 Res_ tors (Ohms) Rl - 220~, ~W R3S - 10~ W
2 - 10k, ~W 36 - 10~ W
3 - ~oo-2, ~W 37 - 1002, ~W
4 - 10k, ~W 39 - 20~), 1%
5 - 2202, ~W 40 - 10k, 1~
,o 6 - 10k, ~W 41 - 4.7k, ~W
7 - 10k, ~W 42 - 20k, 1~
9 - 10k, ~W 43 - 20k, 1%
10 - 10k, ~W 44 - 20k, 1 11 - 20k, 1% Optional 45 - 10k, 1~
12 - 20k, 1% Optional 46 - 40.2k, 1%
13 - 20k, 1% Optional 47 - 20k, 1%
14 - 10k, 1% Optional 48 - 4.7k, ~W
:' 17 - .1 Mf 38 1 Mf 18 - .1 Mf 39 - 1 Mf 19 - .1 Mf C17-6 - 1 Mf Monolithic 2Q - .1 Mf C27-6 - Optional 21 - 1 Mf C28-6 - Optional 22 - 47 Mf C20-4 - .003 Mf 23 - Decoupling Note: a) Cl, C4, C5, C13 - Cl9 should be mounted as close as possible to their associated integrated circuit.
b) L1, R20-4, R103~4r C20-4 are mounted in case of transmitter horn 16.
~ABLE B !_ t Fi~ . 1 Res_ tors (Ohms) Rl - 220~, ~W R3S - 10~ W
2 - 10k, ~W 36 - 10~ W
3 - ~oo-2, ~W 37 - 1002, ~W
4 - 10k, ~W 39 - 20~), 1%
5 - 2202, ~W 40 - 10k, 1~
,o 6 - 10k, ~W 41 - 4.7k, ~W
7 - 10k, ~W 42 - 20k, 1~
9 - 10k, ~W 43 - 20k, 1%
10 - 10k, ~W 44 - 20k, 1 11 - 20k, 1% Optional 45 - 10k, 1~
12 - 20k, 1% Optional 46 - 40.2k, 1%
13 - 20k, 1% Optional 47 - 20k, 1%
14 - 10k, 1% Optional 48 - 4.7k, ~W
15 - 200k, ~W Optional 49 - 15k, 1~
16 - 4.7k, ~W Optional 50 - 4.7k, ~W
23 - 100~ W 51 - 270~, 2W
24 - 200~, 1% 52 - 10U~ W
25 - 200~, 1% 53 - 10~ W
26 - 27.4k 54 - 100~ W
27 - 100~ W 57 - 100~ W
35 28 - 27.4k 58 - 100~ W
29 - 100~ sW 59 - 100~ W
30 - 3.3k, ~W 60 - 100~ W
31 - 20k 61 - 100-~, !sW
32 - 220~ W 62 - 100~ W
~ r~t ~
33 - 100~2 1 ~W 63 - 10k, ~W
34 ~ l00~ W 64 - lk, (Optional) Capacitors _ .
C1 ~ 47 Mf C17 - 1 Mf Monolithic 2 - 1 Mf 18 - .015 Mf Polystyrene 3 - .001 Mf 19 - .05 Mf Polystyrene 4 - 1 Mf 20 - .1 Mf 6 - 1 Mf 21 - 1 Mf 7 - 1 Mf 23 - 1 Mf 8 - .002 Mf 24 - 1 Mf 9 - 1 Mf 24 - 1 Mf 10 - 1 Mf 25 - 1 Mf 1~. - 1 Mf 26 - 1 Mf 12 - 1 Mf 27 - 1 Mf 13 - 100 pf 28 - 1 Mf 14 - SAC (l to 10 Mf) 29 - 1 Mf 15 - 1 Mf 30 - 1 Mf 16 - .1 Mf 31 - 1 Mf
23 - 100~ W 51 - 270~, 2W
24 - 200~, 1% 52 - 10U~ W
25 - 200~, 1% 53 - 10~ W
26 - 27.4k 54 - 100~ W
27 - 100~ W 57 - 100~ W
35 28 - 27.4k 58 - 100~ W
29 - 100~ sW 59 - 100~ W
30 - 3.3k, ~W 60 - 100~ W
31 - 20k 61 - 100-~, !sW
32 - 220~ W 62 - 100~ W
~ r~t ~
33 - 100~2 1 ~W 63 - 10k, ~W
34 ~ l00~ W 64 - lk, (Optional) Capacitors _ .
C1 ~ 47 Mf C17 - 1 Mf Monolithic 2 - 1 Mf 18 - .015 Mf Polystyrene 3 - .001 Mf 19 - .05 Mf Polystyrene 4 - 1 Mf 20 - .1 Mf 6 - 1 Mf 21 - 1 Mf 7 - 1 Mf 23 - 1 Mf 8 - .002 Mf 24 - 1 Mf 9 - 1 Mf 24 - 1 Mf 10 - 1 Mf 25 - 1 Mf 1~. - 1 Mf 26 - 1 Mf 12 - 1 Mf 27 - 1 Mf 13 - 100 pf 28 - 1 Mf 14 - SAC (l to 10 Mf) 29 - 1 Mf 15 - 1 Mf 30 - 1 Mf 16 - .1 Mf 31 - 1 Mf
17 - 1 Mf Monolithic 32 - 1 Mf 2C 18 - .015 Mf Polystyrene 33 - 1 Mf 19 - .05 Mf Polystyrene 34 - 1 Mf 20 - .1 Mf (R64r C21 - C26 and C29 - C34 are optional), (Cl - C13 may be disc or monolithic) Potentiometers Transistors 102 - 2k, 20T Helipot Type 66W Ql - 2N2914 103 - 100k, 20T Helipot Type 66W 2 - 2N3904 104 - 25k, 20T Helipot Type 66W 3 - 2N3906 ].05 - 10k, 20T Helipot Type 66.Y
Switches Diodes . . _ Sw]. - Slide switch, PC Mount Dl - IN914 Integrated Circ~lts 3 - IN914 Optional ICl - LF 357 4 - IN914 Optional 3 - LF 357 Optional 5 - IN914 4 - LF 359 Optional 6 - IN914 ~', O
- VFC32KP, Burr B~own ~ -- 4558 lO - AD7541k, Analog Devices 3527AM, Burr Brown l2 - LF355 TABLE C (230 and 232 of Fig. ll) ,_ _ ___ Resistors Capacitors 2 - lOk, ~W Cl - l Mf r! 3 ~ lOOk, ~W 2 - l ~f 4 - 220~
5 - lQ~ W
6 - lO0~ W Inte~rated Circuit 15 Induc-tor Ll - 6.3 Mh Cambian 558-3387-30 (5.4 - 8.2 mn) Transducer X-l Massa TR89, Type 40 ~G
While the invention has been described in conj~nction with a specific embodiment, it is to be understood that many alternatives, modifications and variations will be apparent to those skilled in the aet in light of the aforegoing description. Accordingly, this invention is intended to embrace all such alternatives, modifications and variations which fall withln the spirit and scope of the appended claims.
3~
~- - l7 -
Switches Diodes . . _ Sw]. - Slide switch, PC Mount Dl - IN914 Integrated Circ~lts 3 - IN914 Optional ICl - LF 357 4 - IN914 Optional 3 - LF 357 Optional 5 - IN914 4 - LF 359 Optional 6 - IN914 ~', O
- VFC32KP, Burr B~own ~ -- 4558 lO - AD7541k, Analog Devices 3527AM, Burr Brown l2 - LF355 TABLE C (230 and 232 of Fig. ll) ,_ _ ___ Resistors Capacitors 2 - lOk, ~W Cl - l Mf r! 3 ~ lOOk, ~W 2 - l ~f 4 - 220~
5 - lQ~ W
6 - lO0~ W Inte~rated Circuit 15 Induc-tor Ll - 6.3 Mh Cambian 558-3387-30 (5.4 - 8.2 mn) Transducer X-l Massa TR89, Type 40 ~G
While the invention has been described in conj~nction with a specific embodiment, it is to be understood that many alternatives, modifications and variations will be apparent to those skilled in the aet in light of the aforegoing description. Accordingly, this invention is intended to embrace all such alternatives, modifications and variations which fall withln the spirit and scope of the appended claims.
3~
~- - l7 -
Claims (26)
OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:
1. In a radar or sonic velocity sensor for sensing the velocity of an object moving relative to the sensor, the velocity sensor being of the type having a single transmitter for directing a transmit frequency signal towards the object and having a single receiver for receiving a variable magnitude unmixed signal reflected from the object, the velocity sensor having first means for determining velocity data from a velocity dependent frequency derived from the variable magnitude unmixed signal reflected from the object and from a predetermined fixed frequency signal, said first means operating without mixing the variable magnitude signal with the fixed frequency signal and having second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the improvement wherein the variable magnitude reflected signal is received by an input of the second means and the second means has an output coupled to an input of the first means.
2. The velocity sensor of claim 1, wherein the second means comprises:
a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the average magnitude is below a predetermined threshold; and the first means comprises a phase-locked-loop circuit responsive to the velocity dependent frequency for generating an output signal which varies in response to changes in the velocity dependent frequency and thus, to changes in object velocity, the phase-locked-loop circuit including hold means responsive to the dropout detector for preventing variations of the output signal when the drop-out detector is generating the first signal.
a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the average magnitude is below a predetermined threshold; and the first means comprises a phase-locked-loop circuit responsive to the velocity dependent frequency for generating an output signal which varies in response to changes in the velocity dependent frequency and thus, to changes in object velocity, the phase-locked-loop circuit including hold means responsive to the dropout detector for preventing variations of the output signal when the drop-out detector is generating the first signal.
3. The velocity sensor of claim 2, wherein the drop-out detector comprises:
a rectifier for rectifying the reflected signal; and a comparator having a first input coupled to receive said predetermined threshold, a second input coupled to receive the rectified reflected signal and an output which is coupled to the hold means.
a rectifier for rectifying the reflected signal; and a comparator having a first input coupled to receive said predetermined threshold, a second input coupled to receive the rectified reflected signal and an output which is coupled to the hold means.
4. The velocity sensor of claim 1, wherein:
the first means comprises period measuring means for measuring the period of a predetermined number of cycles of said velocity dependent frequency; and the second means includes means for preventing the measured period from being influenced when the reflected signal has a magnitude which falls below a threshold.
the first means comprises period measuring means for measuring the period of a predetermined number of cycles of said velocity dependent frequency; and the second means includes means for preventing the measured period from being influenced when the reflected signal has a magnitude which falls below a threshold.
5. A radar or sonic velocity sensor for sensing the velocity of an object moving relative to the sensor, the velocity sensor comprising:
first means for determining velocity date from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency, the first means operating without mixing the variable magnitude signal with the fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the second means comprising a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the average magnitude is below a predetrmined threshold, the drop-out detector comprising a rectifier for rectifying the reflected signal, an averaging circuit for generating an average signal representing an average amplitude of the rectified signal, and a comparator having a first input coupled to receive said threshold, a second input coupled to receive the average signal and an output which is coupled to the hold means;
the first means comprising a phase-locked-loop circuit responsive to the velocity dependent frequency for generating an output signal which varies in response to changes in the velocity dependent frequency and thus, to changes in object velocity, the phase-locked-loop circuit including hold means responsive to the drop-out detector for preventing variations of the output signal when the drop-out detector is generating the first signal.
first means for determining velocity date from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency, the first means operating without mixing the variable magnitude signal with the fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the second means comprising a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the average magnitude is below a predetrmined threshold, the drop-out detector comprising a rectifier for rectifying the reflected signal, an averaging circuit for generating an average signal representing an average amplitude of the rectified signal, and a comparator having a first input coupled to receive said threshold, a second input coupled to receive the average signal and an output which is coupled to the hold means;
the first means comprising a phase-locked-loop circuit responsive to the velocity dependent frequency for generating an output signal which varies in response to changes in the velocity dependent frequency and thus, to changes in object velocity, the phase-locked-loop circuit including hold means responsive to the drop-out detector for preventing variations of the output signal when the drop-out detector is generating the first signal.
6. A radar or ultrasonic velocity sensor for sensing the velocity of an object moving relative to the sensor, the velocity sensor comprising:
first means for determining velocity data from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the second means comprising a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the average magnitude is below a predetermined threshold;
the first means comprising a phase-locked-loop circuit responsive to the velocity dependent frequency for generating an output signal which varies in response to changes in the velocity dependent frequency and thus, to changes in object velocity, the phase-locked-loop circuit including hold means responsive to the drop-out detector for preventing variations of the output signal when the drop-out detector is generating the first signal;
the phase-locked-loop circuit comprising:
a phase comparator with one input coupled to receive the velocity dependent frequency, an output and another input;
a voltage controlled oscillator with an output coupled to the other input of the phase comparator and an input;
a switch having a first terminal coupled to the output of the phase comparator, a second terminal, and a third terminal coupled to receive the drop-out signal, the switch being operable to connect and disconnect the first and second terminals as a function of the drop-out signal which is applied to its third terminal;
an integrator having an input coupled to the second terminal of the switch and having an output; and a summing amplifier having a first input coupled to receive the output of the phase comparator, a second input coupled to receive the output of the integrating amplifier and an output coupled to the input of the voltage controlled oscillator.
first means for determining velocity data from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the second means comprising a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the average magnitude is below a predetermined threshold;
the first means comprising a phase-locked-loop circuit responsive to the velocity dependent frequency for generating an output signal which varies in response to changes in the velocity dependent frequency and thus, to changes in object velocity, the phase-locked-loop circuit including hold means responsive to the drop-out detector for preventing variations of the output signal when the drop-out detector is generating the first signal;
the phase-locked-loop circuit comprising:
a phase comparator with one input coupled to receive the velocity dependent frequency, an output and another input;
a voltage controlled oscillator with an output coupled to the other input of the phase comparator and an input;
a switch having a first terminal coupled to the output of the phase comparator, a second terminal, and a third terminal coupled to receive the drop-out signal, the switch being operable to connect and disconnect the first and second terminals as a function of the drop-out signal which is applied to its third terminal;
an integrator having an input coupled to the second terminal of the switch and having an output; and a summing amplifier having a first input coupled to receive the output of the phase comparator, a second input coupled to receive the output of the integrating amplifier and an output coupled to the input of the voltage controlled oscillator.
7. A radar or sonic velocity sensor for sensing the velocity of an object moving relative to the sensor, the velocity sensor being of the type having a single transmitter for directing a transmit frequency signal towards the object and having a single receiver for receiving a variable magnitude unmixed signal reflected from the object, the velocity sensor comprising:
first means for determining velocity data from a velocity dependent frequency derived from the variable magnitude signal reflected from the object and from a predetermined fixed frequency signal, the first means operating without mixing the variable magnitude signal with the fixed frequency signal; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the velocity sensor further comprising:
a first circuit responsive to the fixed frequency signal for generating a first signal proportional to the fixed frequency signal;
a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the sensed magnitude is below a predetermined threshold;
a second circuit responsive to the velocity dependent frequency for generating a second signal which varies in response to changes in the velocity dependent frequency, the second circuit including a hold circuit for preventing variation of the second signal in response to generation of the drop-out signal; and a third circuit for generating an output signal with a magnitude which is proportional to the object velocity and which is a function of the first and second signals.
first means for determining velocity data from a velocity dependent frequency derived from the variable magnitude signal reflected from the object and from a predetermined fixed frequency signal, the first means operating without mixing the variable magnitude signal with the fixed frequency signal; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the velocity sensor further comprising:
a first circuit responsive to the fixed frequency signal for generating a first signal proportional to the fixed frequency signal;
a drop-out detector for sensing fluctuations in the average magnitude of the reflected signal and for generating a drop-out signal only when the sensed magnitude is below a predetermined threshold;
a second circuit responsive to the velocity dependent frequency for generating a second signal which varies in response to changes in the velocity dependent frequency, the second circuit including a hold circuit for preventing variation of the second signal in response to generation of the drop-out signal; and a third circuit for generating an output signal with a magnitude which is proportional to the object velocity and which is a function of the first and second signals.
8. The velocity sensor of claim 7, wherein:
the first and second circuits each comprise a phase-locked-loop.
the first and second circuits each comprise a phase-locked-loop.
9. The velocity sensor of claim 7, wherein the drop-out detector comprises:
a rectifier for rectifying the reflected signal; and a comparator having a first input coupled to receive said predetermined threshold, a second input coupled to receive the rectified reflected signal and an output which is coupled to the hold circuit.
a rectifier for rectifying the reflected signal; and a comparator having a first input coupled to receive said predetermined threshold, a second input coupled to receive the rectified reflected signal and an output which is coupled to the hold circuit.
10. The velocity sensor of claim 7, wherein the second circuit comprises:
a phase comparator with an input coupled to receive the reflected signal and an output;
a voltage controlled oscillator with an output coupled to another input of the phase comparator and an input;
a switch having a first terminal coupled to the output of the phase comparator, a second terminal, and a third terminal coupled to receive the drop-out signal, the switch being operable to connect and disconnect the first and second terminals as a function of the drop-out signal which is applied to the third terminal;
an integrator having an input coupled to the second terminal of the switch and an output; and a summing amplifier having a first input coupled to receive the output of the phase comparator, a second input coupled to receive the output of the integrating amplifer and an output coupled to the input of the voltage controlled oscillator.
a phase comparator with an input coupled to receive the reflected signal and an output;
a voltage controlled oscillator with an output coupled to another input of the phase comparator and an input;
a switch having a first terminal coupled to the output of the phase comparator, a second terminal, and a third terminal coupled to receive the drop-out signal, the switch being operable to connect and disconnect the first and second terminals as a function of the drop-out signal which is applied to the third terminal;
an integrator having an input coupled to the second terminal of the switch and an output; and a summing amplifier having a first input coupled to receive the output of the phase comparator, a second input coupled to receive the output of the integrating amplifer and an output coupled to the input of the voltage controlled oscillator.
11. A radar or sonic velocity sensor for sensing the velocity of an object moving relative to the sensor, the velocity sensor comprising:
first means for determining velocity date from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency, the first means operating without mixing the variable magnitude signal with the fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the first means comprising first and second counters, the first counter receiving the velocity dependent frequency and establishing a variable length time period corresponding to a predetermined number of cycles of the velocity dependent frequency, the second counter receiving the fixed frequency and counting at said fixed frequency for said established time period, the contents of said second counter at the end of said time period being indicative of the object velocity; and the second means comprising a drop-out circuit or inhibiting the first and second counters when a magnitude of the reflected signal drops below a predetermined threshold.
first means for determining velocity date from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency, the first means operating without mixing the variable magnitude signal with the fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an output coupled to an input of the first means;
the first means comprising first and second counters, the first counter receiving the velocity dependent frequency and establishing a variable length time period corresponding to a predetermined number of cycles of the velocity dependent frequency, the second counter receiving the fixed frequency and counting at said fixed frequency for said established time period, the contents of said second counter at the end of said time period being indicative of the object velocity; and the second means comprising a drop-out circuit or inhibiting the first and second counters when a magnitude of the reflected signal drops below a predetermined threshold.
12. The velocity sensor of claim 11, further comprising:
a flip-flop with a clock input coupled to receive the velocity dependent frequency, a set input, and a Q output, the second counter having an inhibit input coupled to the Q output of the flip-flop and a clock input coupled to receive the fixed frequency; and the first counter having an inhibit input coupled to the Q
output of the flip-flop, a clock input coupled to receive the velocity dependent frequency and a 0-out terminal coupled to the set input of the flip-flop, the 0-out terminal changing state at the end of said time period so that in response, the flip-flop Q
output and the inhibit inputs change from a first state to a second state, thereby preventing further counting of the first and second counters.
a flip-flop with a clock input coupled to receive the velocity dependent frequency, a set input, and a Q output, the second counter having an inhibit input coupled to the Q output of the flip-flop and a clock input coupled to receive the fixed frequency; and the first counter having an inhibit input coupled to the Q
output of the flip-flop, a clock input coupled to receive the velocity dependent frequency and a 0-out terminal coupled to the set input of the flip-flop, the 0-out terminal changing state at the end of said time period so that in response, the flip-flop Q
output and the inhibit inputs change from a first state to a second state, thereby preventing further counting of the first and second counters.
13. The velocity sensor of claim 12, further comprising:
a first monostable multivibrator having an input coupled to the 0-out terminal of the first counter and having an output;
and a second monostable multivibrator having an input coupled to the output of the first monostable multivibrator and having an output, the first and second counters each having a preset input coupled to the output of the second monostable multivibrator, the state change of the 0-out of the first counter causing the first monostable multivibrator to fire, which, in turn, causes the second monostable multivibrator to file, the firing of the second monostable multivibrator causing the first and second counters to be reset to first and second initial values, respectively.
a first monostable multivibrator having an input coupled to the 0-out terminal of the first counter and having an output;
and a second monostable multivibrator having an input coupled to the output of the first monostable multivibrator and having an output, the first and second counters each having a preset input coupled to the output of the second monostable multivibrator, the state change of the 0-out of the first counter causing the first monostable multivibrator to fire, which, in turn, causes the second monostable multivibrator to file, the firing of the second monostable multivibrator causing the first and second counters to be reset to first and second initial values, respectively.
14. The velocity sensor of claim 13, further comprising:
a latch with data inputs coupled to receive the contents of the second counter and with a read input coupled to the output of the first monostable multivibrator so that firing of the first monostable multivibrator causes the latch to read and store therein the contents of the second counter.
a latch with data inputs coupled to receive the contents of the second counter and with a read input coupled to the output of the first monostable multivibrator so that firing of the first monostable multivibrator causes the latch to read and store therein the contents of the second counter.
15. The velocity sensor of claim 14, therein:
the second monostable multivibrator is triggered to begin firing at the end of the firing period of the first monostable multivibrator so that the latch reads the second counter contents before the second counter is reset.
the second monostable multivibrator is triggered to begin firing at the end of the firing period of the first monostable multivibrator so that the latch reads the second counter contents before the second counter is reset.
16. The velocity sensor of claim 13, further comprising:
an OR gate with a first input coupled to the output of the second monostable multivibrator, with an output coupled to the preset inputs of the first and second counters, and with a second input;
a resistor coupled between ground and the second OR gate input;
a switched terminal which is energized when system power is turned on; and a capacitor coupled between the second input of the OR gate and said switched terminal so that when the switched terminal is energized, a momentary signal is transmitted through the capacitor and OR gate to the preset inputs to thereby preset the first and second counters to their initial values upon system power turn-on.
an OR gate with a first input coupled to the output of the second monostable multivibrator, with an output coupled to the preset inputs of the first and second counters, and with a second input;
a resistor coupled between ground and the second OR gate input;
a switched terminal which is energized when system power is turned on; and a capacitor coupled between the second input of the OR gate and said switched terminal so that when the switched terminal is energized, a momentary signal is transmitted through the capacitor and OR gate to the preset inputs to thereby preset the first and second counters to their initial values upon system power turn-on.
17. The velocity sensor of claim 12, wherein the drop-out circuit comprises:
a sensing circuit for generating a drop-out signal when a magnitude of the reflected signal drops below the threshold.
a sensing circuit for generating a drop-out signal when a magnitude of the reflected signal drops below the threshold.
18. The velocity sensor of claim 17, wherein:
the flip-flop has a data input coupled to receive the drop-out signal so that on the next cycle of the velocity dependent frequency, the drop-out signal forces the Q output of the flip-flop to the second state, thereby inhibiting both counters.
the flip-flop has a data input coupled to receive the drop-out signal so that on the next cycle of the velocity dependent frequency, the drop-out signal forces the Q output of the flip-flop to the second state, thereby inhibiting both counters.
19. A radar or sonic velocity sensor for sensing the velocity of an object moving relative to the sensor, the velocity sensor comprising:
first means for determining velocity data from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency, the first means operating without mixing the variable magnitude signal with the fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an ouptut coupled to an input of the first means;
the first means comprising period measuring means for measuring the period of a predetermined number of cycles of said velocity dependent frequency, the period measuring means comprising a first counter counting said predetermined number of cycles at a rate equal to the velocity dependent frequency, and a second counter counting at a constant rate for said period;
and the second means including means for preventing the measured period from being influenced when the reflected signal has a magnitude which falls below a threshold.
first means for determining velocity data from a velocity dependent frequency derived from a variable magnitude signal reflected from the object and from a predetermined fixed frequency, the first means operating without mixing the variable magnitude signal with the fixed frequency; and second means for limiting the effect of reflected signal degradation upon derivation of the velocity data, the variable magnitude reflected signal being received by an input of the second means and the second means having an ouptut coupled to an input of the first means;
the first means comprising period measuring means for measuring the period of a predetermined number of cycles of said velocity dependent frequency, the period measuring means comprising a first counter counting said predetermined number of cycles at a rate equal to the velocity dependent frequency, and a second counter counting at a constant rate for said period;
and the second means including means for preventing the measured period from being influenced when the reflected signal has a magnitude which falls below a threshold.
20. The velocity sensor of claim 19, further comprising:
memory means for storing the contents of the second counter, the velocity sensor operating so that the second counter contents are stored in the memory means at the end of every measured period.
memory means for storing the contents of the second counter, the velocity sensor operating so that the second counter contents are stored in the memory means at the end of every measured period.
21. The velocity sensor of claim 19, wherein the means for preventing comprises:
means for comparing a magnitude of the reflected signal to the threshold and for generating a drop-out signal when the magnitude falls below the threshold.
means for comparing a magnitude of the reflected signal to the threshold and for generating a drop-out signal when the magnitude falls below the threshold.
22. The velocity sensor of claim 21, wherein the means for preventing further comprises.
a bistable circuit having a clock input coupled to receive the reflected signal, having a data input coupled to receive the drop-out signal and having an output coupled to inhibit inputs of both the first and second counters, generation of a drop-out signal forcing the bistable output to a known state which prevents the first and second counters from counting.
a bistable circuit having a clock input coupled to receive the reflected signal, having a data input coupled to receive the drop-out signal and having an output coupled to inhibit inputs of both the first and second counters, generation of a drop-out signal forcing the bistable output to a known state which prevents the first and second counters from counting.
23. The velocity sensor of claim 22, wherein:
the first counter has an output which changes state at the end of said period, the bistable circuit also having a set input coupled to the first counter output so that the bistable circuit changes to said known state at the end of said period.
the first counter has an output which changes state at the end of said period, the bistable circuit also having a set input coupled to the first counter output so that the bistable circuit changes to said known state at the end of said period.
24. The velocity sensor of claim 23, wherein:
the first and second counters each have preset inputs which cause the first and second counters to be initialized to predetermined first and second numbers, respectively, when a preset signal is applied thereto.
the first and second counters each have preset inputs which cause the first and second counters to be initialized to predetermined first and second numbers, respectively, when a preset signal is applied thereto.
25. The velocity sensor of claim 24, further comprising:
a first monostable multivibrator having an input coupled to the first counter output and having an output; and a second monostable multivibrator having an input coupled to the output of the first monostable multivibrator and having an output coupled to the preset inputs of the first and second counters.
a first monostable multivibrator having an input coupled to the first counter output and having an output; and a second monostable multivibrator having an input coupled to the output of the first monostable multivibrator and having an output coupled to the preset inputs of the first and second counters.
26. The velocity sensor of claim 25, further comprising:
a latch for receiving and storing the contents of the second counter, the latch having a read input coupled to the output of the first monostable multivibrator.
a latch for receiving and storing the contents of the second counter, the latch having a read input coupled to the output of the first monostable multivibrator.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US684,217 | 1984-12-20 | ||
| US06/684,217 US4728954A (en) | 1984-12-20 | 1984-12-20 | Ground velocity sensor with drop-out detection |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1247731A true CA1247731A (en) | 1988-12-28 |
Family
ID=24747148
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000492880A Expired CA1247731A (en) | 1984-12-20 | 1985-10-11 | Ground velocity sensor with drop-out detection |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US4728954A (en) |
| EP (2) | EP0188906B1 (en) |
| JP (1) | JP2506650B2 (en) |
| KR (1) | KR930008407B1 (en) |
| AT (2) | ATE91350T1 (en) |
| AU (1) | AU578324B2 (en) |
| CA (1) | CA1247731A (en) |
| DE (2) | DE3587800T2 (en) |
| IE (1) | IE60297B1 (en) |
| MX (1) | MX158541A (en) |
| ZA (1) | ZA859710B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9641113B2 (en) | 2014-02-28 | 2017-05-02 | General Electric Company | System and method for controlling a power generation system based on PLL errors |
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4893287A (en) * | 1987-12-17 | 1990-01-09 | Caterpillar Inc. | Velocity reference system |
| FR2624976B1 (en) * | 1987-12-18 | 1990-10-12 | Peugeot | VEHICLE SPEED MEASURING DEVICE |
| US4942765A (en) * | 1988-03-31 | 1990-07-24 | Micro-Trak Systems, Inc. | Ultrasonic velocity sensor |
| US4942558A (en) * | 1988-03-31 | 1990-07-17 | Micro-Trak Systems, Inc. | Ultrasonic velocity sensor |
| DE8902375U1 (en) * | 1989-02-25 | 1989-04-27 | Krone Ag, 1000 Berlin, De | |
| DE3909644A1 (en) * | 1989-03-23 | 1990-09-27 | Vdo Schindling | METHOD AND DEVICE FOR MEASURING A VEHICLE'S OWN SPEED ACCORDING TO THE DOPPLER RADAR PRINCIPLE |
| JPH02287182A (en) * | 1989-04-28 | 1990-11-27 | Nissan Motor Co Ltd | Ultrasonic doppler type ground speed indicator |
| JP2511521B2 (en) * | 1989-04-28 | 1996-06-26 | 日産自動車株式会社 | Ultrasonic Doppler method ground speedometer |
| US5063729A (en) * | 1990-09-19 | 1991-11-12 | Deere & Company | Cotton harvester blockage detection method and flow sensor therefor |
| JP2539735Y2 (en) * | 1991-02-01 | 1997-06-25 | 大日本印刷株式会社 | Hamburger bag |
| JP2687066B2 (en) * | 1992-04-13 | 1997-12-08 | トヨタ自動車株式会社 | Doppler ground speed detector |
| US5583800A (en) * | 1992-06-19 | 1996-12-10 | Toyota Jidosha Kabushiki Kaisha | Vehicle speed sensor utilizing relationship between vehicle wheel speed and doppler-effect speed |
| JP2687083B2 (en) * | 1992-10-20 | 1997-12-08 | トヨタ自動車株式会社 | Doppler ground speed detector |
| US6885968B2 (en) * | 2000-05-08 | 2005-04-26 | Automotive Technologies International, Inc. | Vehicular exterior identification and monitoring system-agricultural product distribution |
| US5598794A (en) * | 1995-02-13 | 1997-02-04 | Fluid Power Industries, Inc. | High accuracy automatically controlled variable linear seed spacing planting apparatus |
| US6374255B1 (en) * | 1996-05-21 | 2002-04-16 | Immersion Corporation | Haptic authoring |
| US5918281A (en) * | 1996-05-28 | 1999-06-29 | Nabulsi; Haz | Personal speedometer |
| US6256011B1 (en) * | 1997-12-03 | 2001-07-03 | Immersion Corporation | Multi-function control device with force feedback |
| US6704683B1 (en) * | 1998-04-28 | 2004-03-09 | Immersion Corporation | Direct velocity estimation for encoders using nonlinear period measurement |
| BE1012479A7 (en) | 1999-02-23 | 2000-11-07 | Leuven K U Res & Dev | Mobile spray boom. |
| US6564168B1 (en) | 1999-09-14 | 2003-05-13 | Immersion Corporation | High-resolution optical encoder with phased-array photodetectors |
| US6693626B1 (en) * | 1999-12-07 | 2004-02-17 | Immersion Corporation | Haptic feedback using a keyboard device |
| US6904823B2 (en) * | 2002-04-03 | 2005-06-14 | Immersion Corporation | Haptic shifting devices |
| AU2003285886A1 (en) | 2002-10-15 | 2004-05-04 | Immersion Corporation | Products and processes for providing force sensations in a user interface |
| US8992322B2 (en) * | 2003-06-09 | 2015-03-31 | Immersion Corporation | Interactive gaming systems with haptic feedback |
| KR20150044979A (en) | 2006-09-13 | 2015-04-27 | 임머숀 코퍼레이션 | Systems and methods for casino gaming haptics |
| US20090119997A1 (en) * | 2007-11-09 | 2009-05-14 | Rob Jason Evans | Fixture which provides access control |
| US9486292B2 (en) | 2008-02-14 | 2016-11-08 | Immersion Corporation | Systems and methods for real-time winding analysis for knot detection |
| US9104791B2 (en) * | 2009-05-28 | 2015-08-11 | Immersion Corporation | Systems and methods for editing a model of a physical system for a simulation |
| WO2013105359A1 (en) * | 2012-01-10 | 2013-07-18 | 三菱電機株式会社 | Travel distance measurement device |
| US9866924B2 (en) | 2013-03-14 | 2018-01-09 | Immersion Corporation | Systems and methods for enhanced television interaction |
| GB201800028D0 (en) * | 2018-01-02 | 2018-02-14 | Sintef Tto As | Velocity detection in autonomous devices |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CH484436A (en) * | 1968-11-25 | 1970-01-15 | Zellweger Uster Ag | Method and device for eliminating misleading Doppler signals in a Doppler radar speed measuring device |
| FR2096710B1 (en) * | 1970-06-24 | 1974-03-22 | Inst Francais Du Petrole | |
| JPS5249744B2 (en) * | 1972-12-08 | 1977-12-19 | ||
| US3893076A (en) * | 1973-10-18 | 1975-07-01 | Raytheon Co | Speed measurement system |
| US3863198A (en) | 1973-10-25 | 1975-01-28 | Sperry Rand Corp | Doppler sonar utilizing period measurement with thresholded receivers |
| JPS50114271A (en) * | 1974-02-15 | 1975-09-08 | ||
| JPS51115874A (en) * | 1975-04-04 | 1976-10-12 | Mitsubishi Heavy Ind Ltd | Supersonic waves speed meter time indication interval switch method |
| US4052722A (en) | 1975-09-15 | 1977-10-04 | Decatur Electronics, Inc. | Traffic radar and apparatus therefor |
| US4021681A (en) | 1976-01-22 | 1977-05-03 | Chrysler Corporation | Resonant sensor using a phase locked loop detector |
| CH609464A5 (en) * | 1977-02-16 | 1979-02-28 | Siemens Ag Albis | |
| US4181432A (en) * | 1978-10-18 | 1980-01-01 | The Singer Company | Velocity measuring system |
| JPS56665A (en) * | 1979-06-15 | 1981-01-07 | Nissan Motor Co Ltd | Protective device of ground speed radar for vehicle |
| GB2069281B (en) * | 1979-07-31 | 1983-08-10 | Marconi Co Ltd | Doppler radar system |
| US4320398A (en) * | 1980-06-13 | 1982-03-16 | Fritzlen Jack D | Minimizing harmonic distortion apparatus |
| JPS57194371A (en) * | 1981-05-27 | 1982-11-29 | Hitachi Ltd | Doppler radar type vehicle speedometer |
| JPS5839971A (en) * | 1981-09-03 | 1983-03-08 | Japan Radio Co Ltd | Ultrasonic doppler speed detecting method |
| JPS58501519A (en) * | 1981-09-24 | 1983-09-08 | キヤタピラ− トラツクタ− カンパニイ | signal conditioning circuit |
| US4608568A (en) * | 1981-10-15 | 1986-08-26 | Kabushiki Kaisha Komatsu Seisakusho | Speed detecting device employing a Doppler radar |
| DE3267506D1 (en) * | 1981-11-11 | 1986-01-02 | Siemens Ag Albis | Arrangement for platform motion compensation in a radar system |
| EP0095300B1 (en) * | 1982-05-25 | 1987-10-21 | Plessey Overseas Limited | Vehicle mounted doppler radar system |
| DE3220723A1 (en) * | 1982-06-02 | 1983-12-08 | Gewerkschaft Eisenhütte Westfalia, 4670 Lünen | METHOD FOR APPLYING A CORROSION-RESISTANT AND WEAR-RESISTANT COATING TO THE PISTON RODS OF WORK CYLINDERS, IN PARTICULAR FOR USE IN UNDERGROUND MINING AND THE LIKE. |
| US4489321A (en) * | 1983-05-05 | 1984-12-18 | Deere & Company | Radar ground speed sensing system |
| AU575396B2 (en) * | 1984-05-14 | 1988-07-28 | Deere & Company | Ground speed sensor |
-
1984
- 1984-12-20 US US06/684,217 patent/US4728954A/en not_active Expired - Lifetime
-
1985
- 1985-10-11 CA CA000492880A patent/CA1247731A/en not_active Expired
- 1985-11-13 AU AU49934/85A patent/AU578324B2/en not_active Ceased
- 1985-11-14 MX MX614A patent/MX158541A/en unknown
- 1985-12-18 IE IE323285A patent/IE60297B1/en not_active IP Right Cessation
- 1985-12-19 ZA ZA859710A patent/ZA859710B/en unknown
- 1985-12-19 KR KR1019850009577A patent/KR930008407B1/en not_active IP Right Cessation
- 1985-12-20 EP EP85309328A patent/EP0188906B1/en not_active Expired - Lifetime
- 1985-12-20 JP JP60287619A patent/JP2506650B2/en not_active Expired - Lifetime
- 1985-12-20 DE DE3587800T patent/DE3587800T2/en not_active Expired - Fee Related
- 1985-12-20 AT AT85309328T patent/ATE91350T1/en not_active IP Right Cessation
- 1985-12-20 DE DE85309328T patent/DE3587441T2/en not_active Expired - Fee Related
- 1985-12-20 EP EP90202390A patent/EP0420313B1/en not_active Expired - Lifetime
-
1990
- 1990-09-10 AT AT90202390T patent/ATE104439T1/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9641113B2 (en) | 2014-02-28 | 2017-05-02 | General Electric Company | System and method for controlling a power generation system based on PLL errors |
Also Published As
| Publication number | Publication date |
|---|---|
| IE853232L (en) | 1986-06-20 |
| JP2506650B2 (en) | 1996-06-12 |
| AU578324B2 (en) | 1988-10-20 |
| DE3587800T2 (en) | 1994-07-28 |
| IE60297B1 (en) | 1994-06-29 |
| EP0188906B1 (en) | 1993-07-07 |
| DE3587441D1 (en) | 1993-08-12 |
| KR930008407B1 (en) | 1993-08-31 |
| ATE91350T1 (en) | 1993-07-15 |
| US4728954A (en) | 1988-03-01 |
| ZA859710B (en) | 1987-08-26 |
| DE3587441T2 (en) | 1993-12-09 |
| EP0188906A1 (en) | 1986-07-30 |
| AU4993485A (en) | 1986-06-26 |
| EP0420313A1 (en) | 1991-04-03 |
| ATE104439T1 (en) | 1994-04-15 |
| EP0420313B1 (en) | 1994-04-13 |
| MX158541A (en) | 1989-02-13 |
| DE3587800D1 (en) | 1994-05-19 |
| JPS61155785A (en) | 1986-07-15 |
| KR860005225A (en) | 1986-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1247731A (en) | Ground velocity sensor with drop-out detection | |
| US4700569A (en) | Method and arrangement for signal transmission in ultrasonic echo sounding systems | |
| US4052722A (en) | Traffic radar and apparatus therefor | |
| KR910008387A (en) | Measuring system | |
| EP0367404A3 (en) | Vehicle diplex doppler near-obstacle detection apparatus | |
| US6404703B1 (en) | Method and apparatus for distance measurement | |
| EP0240102A3 (en) | Power meter having self-test function | |
| US5035245A (en) | Ultrasonic Doppler blood flow velocity detection apparatus | |
| US5978746A (en) | Method and apparatus for determining a physical parameter represented by variation in time of a physical magnitude | |
| US4914638A (en) | Doppler effect speedometer | |
| IE930770L (en) | Ground velocity sensor with drop out detector | |
| US4045797A (en) | Radar doppler frequency measuring apparatus | |
| JPS59111074A (en) | Apparatus for sensing moving matter | |
| US5022052A (en) | Analog signal binary transmission system using slope detection | |
| CA2341873A1 (en) | Carrier reproducing circuit | |
| CA1065043A (en) | Receiving system of telemetering signal | |
| JPH0115120B2 (en) | ||
| JP2930740B2 (en) | Servo slope type FM-CW radar | |
| JPS54137298A (en) | Ultrasonic vehicle detecting device | |
| CA1056491A (en) | Apparatus for determining the arrival time of alternating signals | |
| JPS645387Y2 (en) | ||
| JPS59111063A (en) | Apparatus for detecting speed of moving matter | |
| SU748278A1 (en) | Device for measuring phase mismatching | |
| JPS59111006A (en) | Vehicle height measuring apparatus | |
| SCOUT | Detection of binary phase shift keyed signals in extremely high noise(M. S. Thesis) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |