CA1250973A - Multiple color generation on a display - Google Patents
Multiple color generation on a displayInfo
- Publication number
- CA1250973A CA1250973A CA000497571A CA497571A CA1250973A CA 1250973 A CA1250973 A CA 1250973A CA 000497571 A CA000497571 A CA 000497571A CA 497571 A CA497571 A CA 497571A CA 1250973 A CA1250973 A CA 1250973A
- Authority
- CA
- Canada
- Prior art keywords
- color
- signals
- bit
- memory means
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
- G09G5/022—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes
Abstract
ABSTRACT OF THE DISCLOSURE
A color display graphics system includes three bit map memories for storing bits representing red, green and blue colors respectively. Combinations of bits from the same address locations of each bit map memory display a pixel which could be any one of eight colors: black, blue, green, cyan, red, magenta, yellow or white. A read only memory (ROM) stores patterns made up of sixteen bits in a four-by-four matrix for each of the red, green and blue colors.
The 16-bit matrices are stored in their respective bit map memories for subsequent color display. Combinations of matrices may be used to show shades of the above eight colors and the mixing of any of those shades.
A color display graphics system includes three bit map memories for storing bits representing red, green and blue colors respectively. Combinations of bits from the same address locations of each bit map memory display a pixel which could be any one of eight colors: black, blue, green, cyan, red, magenta, yellow or white. A read only memory (ROM) stores patterns made up of sixteen bits in a four-by-four matrix for each of the red, green and blue colors.
The 16-bit matrices are stored in their respective bit map memories for subsequent color display. Combinations of matrices may be used to show shades of the above eight colors and the mixing of any of those shades.
Description
~5~7'3
-2- 510-02080 ~ACKG~QU~ e~ $ll~
Fi@ld of the InYen~Q~
This inven~ion relates generally to a graphics display in a data processing system, and more particularly to the automatic generation of different colors and shades of colors to fill out areas of the display.
~e~ iQn_Q~.~e~i~e ' Graphics and alphanumeric text are displayed visually in many business applications. This allows the relationship between many variables of the business to be presented in pie cbart or bar graph form. The graphics may also be used to display and manipulate mechanical or electronic designs in color.
In order to readily differentiate between areas of the graphics display, adjacent areas may be filled using different colors for adjacent areas.
It has been shown that the use of color aisplays rèduces the operator error rate considerably.
Prior art systems use a numb~r of techni~ues for ~0 displaying color. One techni~ue uses multiple memory planes for storage of codes represenking different colors and shades. This approach requires a large amount of memory with its associated control logic.
Fi@ld of the InYen~Q~
This inven~ion relates generally to a graphics display in a data processing system, and more particularly to the automatic generation of different colors and shades of colors to fill out areas of the display.
~e~ iQn_Q~.~e~i~e ' Graphics and alphanumeric text are displayed visually in many business applications. This allows the relationship between many variables of the business to be presented in pie cbart or bar graph form. The graphics may also be used to display and manipulate mechanical or electronic designs in color.
In order to readily differentiate between areas of the graphics display, adjacent areas may be filled using different colors for adjacent areas.
It has been shown that the use of color aisplays rèduces the operator error rate considerably.
Prior art systems use a numb~r of techni~ues for ~0 displaying color. One techni~ue uses multiple memory planes for storage of codes represenking different colors and shades. This approach requires a large amount of memory with its associated control logic.
-3- 510-02080 A second approach uses an analog display tube whereby varying signal levels represented by coded information stored in multiple planes of memory. This methoa requires large amounts of memory plus analog circui~ry to drive a more expensive display tube.
A third approach uses software to mix the colors by having coded information stored in main memory for each desired color. These codes are used to do paintq to bit mapped memories by overlaying different colored patterns to obtain desired colors. This software approach provides additional overhead for the operating system thereby requiring additional memory and al~o reducing the throughput of the system.
~a~
_4_ 510-02080 Q~JECTS QF THE INVE~TIQN
It is a primary object of the invention to have ar improved display system.
It is an object of the invention to have an improved graphics display system~
It is another object of the invention to have an improved graphics system which uses improved apparatus for coloring different areas of the display with different colors.
It is yet another object of the invention to have an improved graphics system which uses improved apparatus for coloring different areas of the display with different shades of the same color.
It is still yet another object of the invention to have lS an improved graphics system which uses improved apparatus for coloring different areas of the display by mixing colors.
~5~P~7~
-5_ 510--02080 SU~MARY QE ~ INV~TIQ~
A color display graphics system includes three bit map memories for storing bits representlng red, green and blue colors respec~ively. Combinations of bits from the same address locations of each bit map memory display a pixel which could be any one of ei~ht colors: black, blue, green, cyan, red, magenta, yellow or white.
A read only memory (ROM) stores patterns made up of 16 bits in a four-by-four matrix for each of the redr green and blue colors. The 16-bit matrices are stored in their respective bit map memories for subsequent color display.
A matrix may have 4, 8, 12 or 16 bits at binary ONE to display a 253, 50%l 75% or 100% of a specific color. Also, two 25% matrices may each be arranged in a pattern that they may be combined without overlap. One of the 25%
matrices may be combined with a 75% matrix to display a color on all 16 pixels of the display. One of the 25%
matrices may be combined with a 50% matrix without overlap.
Combinations of matrices may be used to show shades of the above colors by combining white or black with the remaining colors or to show combinations of the other six colors.
The graphics system operates in one of three modes of operation, a REPLACE, an OR or an EXCLUSIVE OR mode of operation. The REPLACE mode of operation replaces the color pattern previously written into the area, the OR mode of operation superinlposes a selected color pattern on the existing color ~attern, and the EXCLUSIVE OR mode of operation superimposes the selected color pattern on the dis-played color pattern except that a color bit stored at an address of a bit map memory is erased if the new color bit is written into that addressed position resulting in a binary ZERO
in that position.
Logic couples the ROM to the bit map memories. Two bits for each color bit which indicate the mode of operation and binary state of the color bit are combined with an addressed bit from the respective bit map memory in accordance with the mode of operation to generate the new color bits to be written into their respective bit map memories.
In accordance with the present invention, there is provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus comprising: bit map memory means for storing bits, combinations of said bits in correspon-ding locations of said bit map memory means determining one of ~0 said plurality of colors of a corresponding one of said pixels;
and read only memory means coupled to said bit map memory means for storing a plurality of bit patterns for each of said plur-ality of colors, a first of said plurality of bit patterns being representative of a plurality of solid colors and a second plurality of said plurality of bit patterns being rep-resentative of predetermined shades of said each of said plur-ality of colors; said read only memory means including generat-ing means for generating color bit signals for each bit of said plurality o~ bit patterns; said bit map memory means being res-ponsive to said color bit signals for storing said bits in saidcorresponding locations for displaying said color image.
-6a- 64159-863 In accordance with the present invention, there is further provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of color, said apparatus being operative in a REPLACE
operation/ said apparatus comprising: bit map memory means for generating a plurality of primary color signals, combinations of said plura].ity of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corres-ponding one of said pixels; read only memory means coupled to said bit map memory means for generating a plurality of first signals corresponding to each of said plurality of primary color signals, said plurality of first signals having a state in accordance with said REPLACE mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of first signals rep-resentative of said REPLACE mode of operation for replacingsaid bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of -first signals.
In accordance with the present invention, there is further provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus being operative in an OR mode of operation, said apparatus comprising: bit map memory means ,...
-6b- 6~159-863 for generating a plurality of primary color signals, combina-tions of said plurality of primary color signals representative of bits stored in corresponding locations of said bi-t map memory means determining one of said plurality of colors of a corresponding one of said pixels; read only memory means coupled to said bit map memory means for generating a plurality of second signals corresponding to each of said plurality of primary color signals, said ~lurality of second signals having a state in accordance with said OR mode of operation, and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of second signals representative of said OR mode of operation for superimposing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of second signals.
In accordance with the present invention, there is further provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus being operative in an EXCLUSIVE OR mode of operation, said apparatus comprising: bit map memory means for generating a plurality of pri~ary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels; read only memory means coupled to said bit map memory means for generating a plurality of third signals corresponding to each -6c- 6~159-~63 of said plurality o~ primary color signals, said plurality oE
third signals having a state in accordance with said EXCLUSIVE
OR mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and res-ponsive to said plurality of primary color signals and said plurality of third signals representative of said EXCLUSIVE OR
mode of operation for replacing said bits in said bi-t map memory means representative of said plurality of color signals by said bits representative of said plurality of third signals for writing a binary O~E in said location in said bit map memory means if said plurality of third signals and said plur-ality of color signals indicate different states and writing a binary ZERO in said location of said bit map memory means if said plurality of third signals and said plurality of color signals indicate the same state.
In accordance with the present invention, there is further provided for use with a display subsystem wherein each of three addressable color stores holds bits representing the entire presentation to be displayed in a respective color, 2~ apparatus for painting an area of said presentation with a selectable shade of color, comprising: a second addressable store holding a plurality of multiple bit blocks, each such block comprising a set of bits defining a color and correspond-ing shade to be applied to said area; a control circuit coupled to all of said color and second stores for generating:
(i) an address for reading out a plurality of bits for said area from said color stores, (ii) an address for reading out bits of a corresponding block from said second store, and (iii) mode signals representing the kind of modific--6d- 64159-863 ~5~ tion to be implemented;
a logic circuit coupled to receive the bits read from said second store and the corresponding bits of said plurality of bits read from said color stores, and responsive to said mode signals and to said bits from said second store to logic-ally combine said bits to generate output signals representing bits to be stored in said color stores; and a circuit for writing said output signals into locations in said color stores represented by said address.
2 5 ~
-7- 510~02080 ~BIEE DE~G~I~TION QF T~E DRA~IN~S
The novel features which are characteristic of the invention are set forth with particularity in the appended claimsO The invention itself, however, both as to organization and oparation may best be understood by reference to the following description in conj~nction with the drawings in which:
Figure 1 shows an overall block diagram of the graphics system, Figure 2 shows a detailed logic diagram of the color pattern generation logic; and Figure 3 shows a layout of read only memory (ROM~
mosaics and combinations of RO~ mosaics.
~C~I2TIQ~ QE_THE PREFE~RE~ EMBO~IME~T
Figure 1 shows an overall block diagram of a display subsystem for displaying graphics in color on a display 40;
typically a cathode ray tube (CRT) display.
Address information is received by the graphic display subsystem from a personal computer o~tion (PCO) interface address bus 2. Data information is received from a PCO
interface data bus 36 and control information is received from a PCO in~erface control bus 42. The PCO interface may reeeive information from a typical personal computer (not shown) or any typical data processing system (not shown).
The gxaphics display is aimed at the business graphics marketplace wher~in the ability to generate and modify color pie charts, line charts and the like is a requirement.
Bit map memory 10-G stores bits which represent a green image on the display 40, bit ma~ memory 10-R stores bits which represent a red image on the display 40 and bit map memory 10-B stores bits which represent a blue image on the ~0 display 40.
The bit map memories 10-G, 10-R and 10-B are addressed via an address multiplexer (~UX) 6 from either the PCO
interface address bus 2 or the row and column address (RAS/CAS) counter 4. The address signals from the PCO
interface address bus 2 may be used to update portions of the display with data received from the PCO inter~ace data bus 36. The address signals from the RAS/CAS counter 4 may be used to sequentially read out the bits from the bit map ;3 _9_ 510-02080 memories 10-G, 10-R and 10-B for display on display 40.
Note that eight possible colors are possible by using combinations of the same address location in each of the bit map memories 10-G, 10-R and 10-B for displaying a pixel.
A cycle control 12 which receives control signals from PCO interface control bus 42 controls the operation of the address MUX 6 and the RAS/CAS counter 4 to read bytes from bit map memories 10 G, 10 R and 10-B; A buffers 14-G, 14-R and 14-B; B buffers 16-G, 16-R and 16-B; and shift registers 18-G, 18-R and 18-B~ respectively. A bit from each bit map memory 10-G, 10-R and 10-B representative of a ~ixel addresses a text mix read only memory (ROM~ 22.
The output signals of ROM 22 are applied to an output register 24 for transfer to display 40 for displaying the color pixel.
Address signals from PCO interface address bus 2 are also applied to a pattern ROM 28 which provides signals to bit map memories 10-G, 10-R and 10-B to provide shades of the eight basic colors ~or the display in defined areas.
A mode and output register 30 provides signals to define the mode of operation, either a REPLACE mode, an OR mode or an EXCLUSIVE OR mode.
Bit select multiplexers (MUX) 20-G, 20-R and 20-B each select a bit from the byte read from the bit map memories 10-G, 10-R and 10-B, respectively, for storage in a bit register 32. The bit register output signals are applied to a read modify write 26. The read modify write ~6 also receives the data bits from the pattern ROM 26 and performs the specified operation as indicated by the contents of ~5~
mode control register 30 and writes the output of a read modify write 26 into the bit map memories 10-G, 10-R and 10-B.
Figure 2 shows the detailed logic which updates ~he bit map memories 10-R, 10-G and 10-B. A ROM 28-l stores bit patterns for updating bit map memory 10-R and ROM 28-2 stores bit patterns for updating bit map memoxies 10-G and 10-B. Each of the bit map memories 10-R, 10-G and 10-B
controls their respective colors red, green and blue. As shown in Figure 3, combinations of red, green and blue as shown by the color octal numbers make up the five other colors black, cyan, magenta, yellow and whiteO As an example, combining octal 2 green (binary 010) with octal 4 red (binary 100) gives octal 6 yellow (binary llO)o The logic o Figure 2 operates in one of three modes of operation as defined by mode signals BMOD00+00 and BMOD01+00. Signals BMOD00~00 and BMOD01~00 at logical ZERO
define a REPLACE operation. In the REPLACE mode of operation, a pixel stored in the bit map memories 10-R, 10-G and 10-B is replaced by ~he addressed bit pattern stored in ROM 28-l and ROM 28-2 which represents the new pixel. Note that a pixel represents a bit position on the display 40 made up of combinations of the three basic colors red, blue and green.
Signal BMOD00+00 at logical ZERO and signal BMOD01~00 at logical ONE define an OR mode of operation. In the OR
operation, the new pixel displayed on the display 40 is made up of the bit pattern representing the new pixel superimposed on the old pixel.
~ 510-02080 The OR operation allows the changing of the color of an area of display 40 by adding an appropriate bit to the bit map memories 10-G, 10-R and/or 10~B.
Signal BMOD00+00 at logical ONE and signal BMOD01~00 at logical 7.ERO define an EXCLUSIVE OR mode of operation. The EXCLUSIVE OR mode allows the satting of a pixel to a binary ONE only if the stored pixel and the selected pattern ~ixel are dif~erent -- one equal to a binary ON~ and the other equal to a binary ZERO. I the stored and selected pixels are equal, either both binary ZERO or both binary ONE, the resulting stored pixel will be a binary ZERO. This action will facilitate the erasing of a pixel pattern if the identical pixel pattern is written a second time. The EXCLUSIVE OR o~eration allows the changing of the color of an area by removing or adding appropriate bits from the bit map memories 10-G, 10-R and/or 10-B~
R~PLAGE Mode of Op~ation For the REPLACE mode of operation, signals PROMRl~00, PRQMGl+00 and PROMBl+00 are at logical ZERO. Signals PROMR0~00, PROMG0+00 and PROMB0+00 indicate either a binary ONE or binary ZERO value depending on the value of the new pixel desired on display 40.
AND gates 26-2R, 26-2G and 26-2B are disabled by signals PROMR1~00, PROMGl~00 and PROMBl+00, respectively, forcing output signals DATSEL+OR, DATSEL+OG and DATSEL~0B
to logical ZERO thus negating the value of stored data. The output signals REDXOR~00, GENXOR+00 and BLUXOR~00 from exclusive OR gates 26-4R, 26-4G and 26-4B, respectively, therefore reflect the state of the input signals PROMR0+00, r~ 3 PROMG0+00 and PROMB0~00 which are written into bit map memories 10-R, 10-G and 10-B via AND gates 26-6R, 26-6G and 26-6B and signals REDXOR~lT, GRNXOlR+lT and BLUXOR~lT.
OP~ Mode of Q~e~atiQ~
During the OR mode of operation, signal PROMR0+00 is at logical ONE and signal PROMRl+00 is at logical ZERO if a binary ONE bit is to be stored in the addressed location of bit map memory 10-Ro AND gate 26-2~ is disabled and signal REDXOR~00, the output of exclusive OR gate 26-4R, is at logical ONE and is written into bit map memory 10-R via AND gate 26-6R and signal REDXOR*lT. Signal CLRCYC-00 is at logical ZERO only during the clear bit map memory operation as described in copending related application Serial No. entitled "Apparatus for Distortion Free Clearing o a Display during a Single Frame Time~.
Binary ONE ' s are written into bit map memories 10-G and 10-B in a similar manner during the OR mode of operation.
Also, during the OR mode of operation, signal PROMR0~00 is at logical ZERO and signal PROMRl+00 is at logical ONE
if a binary ZERO is to be OR'ed with the bit stored in the addressed location of bit map memory 10-R. Signal PROMRl+00 enables AND gate 26-2R thus allowing the value of the stored data bit DATA05+00 to be reflected on its output. At the conclusion of the OR operation, the addressed location will retain the same bit level before the OR operation as following the OR operation if a binary ZERO is the selected bit pattern to be OR'ed into the bit map memories 10-R, 10-G and 10-B.
5 ~ ~3 Bits are read from an addressed location in bit map memory 10-R as follows. Eight output signals BMRED0~00 through BMRED7+00 are applied to input terminals of a select multiplexer (MUX) 20-R. Address signals LWBYTE-00, L8AD19+00 and L~ADl8~00 from PCO interface address bus 2 select one of the eight signals to generate signal SELRED+00 which is to be stored in register 32 on the rise of timing signal CMMCT4. Signal DATA05+00 from register 32 is applied to AND gate 26-2R which generates signal DATSEL+OR. Signal DATSEL+OR is applied to EXCLUSIVE OR gate 26-6R which generates signal REDXOR+00 having the same state as signal DATA05+00 since signal PROM~0+00 is at logical ZERO. Signal REDXOR+lT therefore is written into bit map memory in the same address location and having the same state as the bit that caused the generation of signal DATA05+00.
Also for the OR mode of operation, siynal DATA06+00 is generated by MUX 20-6 and applied to AND gate 26-2G and reflects the state of the bit read from the addressed location of bit map memory 10-G. Signal DATA07+00 is generated by MUX 20-B and applied to AND gate 26-2B and reflects the state of the bit read from the addressed location in bit map memory 10-B. Signals DATA06+00 and DATA07+00 are processed in a similar manner as signal DATA05+00 described above.
-Note that AND gates 26-2R, 26-2G and 26-2B are active during the OR mode of operation when a pattern repre~enting a blnary ZERO i~ read from ROM'~ ~8-l and 28-2.
~5~
~XÇ~U~I~E Q~ ~Q~e of Opera~i~n For the EXCLUSIVE OR mode of operation, signal PROMR1+00 is at logical ONE enabling AND gate 26-2R.
Signal PROMR0~00 reflects the state of the selected pattern 5 bit read from PROM 28-1, that is, at logical ONE for a ONE
bit and at logical ZERO for a ZERO bit.
~ s described above, signal DATA05~00 would be at logical ONE if a ONE bit was read from the addressed location of bit map memory 10-R~ Therefore~ signal DATSE~OR applied to exclusive OR gate 26-4R would be at logical ONE. If signal PROMR0~00 was at logical ONE
indicatiny a ONE bit read from PROM 28-1, then output signal REDXOR+00 would be at logical ZERO and a ZERO bit would be written into the addressed location of bit map memory 10-R.
If signal PROMR0+00 was at logical ZERO indicating a ZERO bit read from ROM 28-l, then signal REDXOR~00 would be at logical ONE and a ONE bit would be written in the addressed location of bit map memory 10-R.
If signal DATA05~00 was at logical ZERO indicating a ZERO bit read from the addressed location of bit map memory 10-R, then the state of signal PROMR0~00 would be written into the addressed location.
Transceiver 34 places the bits read from the addressed locations of bit map memories 10-R, 10-C and 10-B onto the PCO in~erface data bus 36 as signals GD~T00~00 through GDAT07+00 for storage in a main memory (not shown) under control of signal MEMDAT-00 when the reading of bit map memory is commanded.
z r~ (~!9t~ ~
-15- 510~02080 ~QM ~ayout Figure 3 shows the layout of ROM's 28-1 and 28-2 in 16-bit blocks. Each block is bit adàressable by signals LWBYTE-00 and L8AD19+00 which select one of four columns and signals L8AD10~00 and L8AD09~00 which select one of four rows.
Pattern octal 0 shows the eight solid colors made up of combinations of red, green and blue in accordance with the following table.
10Color Q~l ~ ~a ~1~ Color 0 0 0 0 Rlack 1 0 0 1 Blue 2 0 1 0 Green 3 0 1 1 Cyan
A third approach uses software to mix the colors by having coded information stored in main memory for each desired color. These codes are used to do paintq to bit mapped memories by overlaying different colored patterns to obtain desired colors. This software approach provides additional overhead for the operating system thereby requiring additional memory and al~o reducing the throughput of the system.
~a~
_4_ 510-02080 Q~JECTS QF THE INVE~TIQN
It is a primary object of the invention to have ar improved display system.
It is an object of the invention to have an improved graphics display system~
It is another object of the invention to have an improved graphics system which uses improved apparatus for coloring different areas of the display with different colors.
It is yet another object of the invention to have an improved graphics system which uses improved apparatus for coloring different areas of the display with different shades of the same color.
It is still yet another object of the invention to have lS an improved graphics system which uses improved apparatus for coloring different areas of the display by mixing colors.
~5~P~7~
-5_ 510--02080 SU~MARY QE ~ INV~TIQ~
A color display graphics system includes three bit map memories for storing bits representlng red, green and blue colors respec~ively. Combinations of bits from the same address locations of each bit map memory display a pixel which could be any one of ei~ht colors: black, blue, green, cyan, red, magenta, yellow or white.
A read only memory (ROM) stores patterns made up of 16 bits in a four-by-four matrix for each of the redr green and blue colors. The 16-bit matrices are stored in their respective bit map memories for subsequent color display.
A matrix may have 4, 8, 12 or 16 bits at binary ONE to display a 253, 50%l 75% or 100% of a specific color. Also, two 25% matrices may each be arranged in a pattern that they may be combined without overlap. One of the 25%
matrices may be combined with a 75% matrix to display a color on all 16 pixels of the display. One of the 25%
matrices may be combined with a 50% matrix without overlap.
Combinations of matrices may be used to show shades of the above colors by combining white or black with the remaining colors or to show combinations of the other six colors.
The graphics system operates in one of three modes of operation, a REPLACE, an OR or an EXCLUSIVE OR mode of operation. The REPLACE mode of operation replaces the color pattern previously written into the area, the OR mode of operation superinlposes a selected color pattern on the existing color ~attern, and the EXCLUSIVE OR mode of operation superimposes the selected color pattern on the dis-played color pattern except that a color bit stored at an address of a bit map memory is erased if the new color bit is written into that addressed position resulting in a binary ZERO
in that position.
Logic couples the ROM to the bit map memories. Two bits for each color bit which indicate the mode of operation and binary state of the color bit are combined with an addressed bit from the respective bit map memory in accordance with the mode of operation to generate the new color bits to be written into their respective bit map memories.
In accordance with the present invention, there is provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus comprising: bit map memory means for storing bits, combinations of said bits in correspon-ding locations of said bit map memory means determining one of ~0 said plurality of colors of a corresponding one of said pixels;
and read only memory means coupled to said bit map memory means for storing a plurality of bit patterns for each of said plur-ality of colors, a first of said plurality of bit patterns being representative of a plurality of solid colors and a second plurality of said plurality of bit patterns being rep-resentative of predetermined shades of said each of said plur-ality of colors; said read only memory means including generat-ing means for generating color bit signals for each bit of said plurality o~ bit patterns; said bit map memory means being res-ponsive to said color bit signals for storing said bits in saidcorresponding locations for displaying said color image.
-6a- 64159-863 In accordance with the present invention, there is further provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of color, said apparatus being operative in a REPLACE
operation/ said apparatus comprising: bit map memory means for generating a plurality of primary color signals, combinations of said plura].ity of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corres-ponding one of said pixels; read only memory means coupled to said bit map memory means for generating a plurality of first signals corresponding to each of said plurality of primary color signals, said plurality of first signals having a state in accordance with said REPLACE mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of first signals rep-resentative of said REPLACE mode of operation for replacingsaid bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of -first signals.
In accordance with the present invention, there is further provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus being operative in an OR mode of operation, said apparatus comprising: bit map memory means ,...
-6b- 6~159-863 for generating a plurality of primary color signals, combina-tions of said plurality of primary color signals representative of bits stored in corresponding locations of said bi-t map memory means determining one of said plurality of colors of a corresponding one of said pixels; read only memory means coupled to said bit map memory means for generating a plurality of second signals corresponding to each of said plurality of primary color signals, said ~lurality of second signals having a state in accordance with said OR mode of operation, and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of second signals representative of said OR mode of operation for superimposing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of second signals.
In accordance with the present invention, there is further provided a color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus being operative in an EXCLUSIVE OR mode of operation, said apparatus comprising: bit map memory means for generating a plurality of pri~ary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels; read only memory means coupled to said bit map memory means for generating a plurality of third signals corresponding to each -6c- 6~159-~63 of said plurality o~ primary color signals, said plurality oE
third signals having a state in accordance with said EXCLUSIVE
OR mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and res-ponsive to said plurality of primary color signals and said plurality of third signals representative of said EXCLUSIVE OR
mode of operation for replacing said bits in said bi-t map memory means representative of said plurality of color signals by said bits representative of said plurality of third signals for writing a binary O~E in said location in said bit map memory means if said plurality of third signals and said plur-ality of color signals indicate different states and writing a binary ZERO in said location of said bit map memory means if said plurality of third signals and said plurality of color signals indicate the same state.
In accordance with the present invention, there is further provided for use with a display subsystem wherein each of three addressable color stores holds bits representing the entire presentation to be displayed in a respective color, 2~ apparatus for painting an area of said presentation with a selectable shade of color, comprising: a second addressable store holding a plurality of multiple bit blocks, each such block comprising a set of bits defining a color and correspond-ing shade to be applied to said area; a control circuit coupled to all of said color and second stores for generating:
(i) an address for reading out a plurality of bits for said area from said color stores, (ii) an address for reading out bits of a corresponding block from said second store, and (iii) mode signals representing the kind of modific--6d- 64159-863 ~5~ tion to be implemented;
a logic circuit coupled to receive the bits read from said second store and the corresponding bits of said plurality of bits read from said color stores, and responsive to said mode signals and to said bits from said second store to logic-ally combine said bits to generate output signals representing bits to be stored in said color stores; and a circuit for writing said output signals into locations in said color stores represented by said address.
2 5 ~
-7- 510~02080 ~BIEE DE~G~I~TION QF T~E DRA~IN~S
The novel features which are characteristic of the invention are set forth with particularity in the appended claimsO The invention itself, however, both as to organization and oparation may best be understood by reference to the following description in conj~nction with the drawings in which:
Figure 1 shows an overall block diagram of the graphics system, Figure 2 shows a detailed logic diagram of the color pattern generation logic; and Figure 3 shows a layout of read only memory (ROM~
mosaics and combinations of RO~ mosaics.
~C~I2TIQ~ QE_THE PREFE~RE~ EMBO~IME~T
Figure 1 shows an overall block diagram of a display subsystem for displaying graphics in color on a display 40;
typically a cathode ray tube (CRT) display.
Address information is received by the graphic display subsystem from a personal computer o~tion (PCO) interface address bus 2. Data information is received from a PCO
interface data bus 36 and control information is received from a PCO in~erface control bus 42. The PCO interface may reeeive information from a typical personal computer (not shown) or any typical data processing system (not shown).
The gxaphics display is aimed at the business graphics marketplace wher~in the ability to generate and modify color pie charts, line charts and the like is a requirement.
Bit map memory 10-G stores bits which represent a green image on the display 40, bit ma~ memory 10-R stores bits which represent a red image on the display 40 and bit map memory 10-B stores bits which represent a blue image on the ~0 display 40.
The bit map memories 10-G, 10-R and 10-B are addressed via an address multiplexer (~UX) 6 from either the PCO
interface address bus 2 or the row and column address (RAS/CAS) counter 4. The address signals from the PCO
interface address bus 2 may be used to update portions of the display with data received from the PCO inter~ace data bus 36. The address signals from the RAS/CAS counter 4 may be used to sequentially read out the bits from the bit map ;3 _9_ 510-02080 memories 10-G, 10-R and 10-B for display on display 40.
Note that eight possible colors are possible by using combinations of the same address location in each of the bit map memories 10-G, 10-R and 10-B for displaying a pixel.
A cycle control 12 which receives control signals from PCO interface control bus 42 controls the operation of the address MUX 6 and the RAS/CAS counter 4 to read bytes from bit map memories 10 G, 10 R and 10-B; A buffers 14-G, 14-R and 14-B; B buffers 16-G, 16-R and 16-B; and shift registers 18-G, 18-R and 18-B~ respectively. A bit from each bit map memory 10-G, 10-R and 10-B representative of a ~ixel addresses a text mix read only memory (ROM~ 22.
The output signals of ROM 22 are applied to an output register 24 for transfer to display 40 for displaying the color pixel.
Address signals from PCO interface address bus 2 are also applied to a pattern ROM 28 which provides signals to bit map memories 10-G, 10-R and 10-B to provide shades of the eight basic colors ~or the display in defined areas.
A mode and output register 30 provides signals to define the mode of operation, either a REPLACE mode, an OR mode or an EXCLUSIVE OR mode.
Bit select multiplexers (MUX) 20-G, 20-R and 20-B each select a bit from the byte read from the bit map memories 10-G, 10-R and 10-B, respectively, for storage in a bit register 32. The bit register output signals are applied to a read modify write 26. The read modify write ~6 also receives the data bits from the pattern ROM 26 and performs the specified operation as indicated by the contents of ~5~
mode control register 30 and writes the output of a read modify write 26 into the bit map memories 10-G, 10-R and 10-B.
Figure 2 shows the detailed logic which updates ~he bit map memories 10-R, 10-G and 10-B. A ROM 28-l stores bit patterns for updating bit map memory 10-R and ROM 28-2 stores bit patterns for updating bit map memoxies 10-G and 10-B. Each of the bit map memories 10-R, 10-G and 10-B
controls their respective colors red, green and blue. As shown in Figure 3, combinations of red, green and blue as shown by the color octal numbers make up the five other colors black, cyan, magenta, yellow and whiteO As an example, combining octal 2 green (binary 010) with octal 4 red (binary 100) gives octal 6 yellow (binary llO)o The logic o Figure 2 operates in one of three modes of operation as defined by mode signals BMOD00+00 and BMOD01+00. Signals BMOD00~00 and BMOD01~00 at logical ZERO
define a REPLACE operation. In the REPLACE mode of operation, a pixel stored in the bit map memories 10-R, 10-G and 10-B is replaced by ~he addressed bit pattern stored in ROM 28-l and ROM 28-2 which represents the new pixel. Note that a pixel represents a bit position on the display 40 made up of combinations of the three basic colors red, blue and green.
Signal BMOD00+00 at logical ZERO and signal BMOD01~00 at logical ONE define an OR mode of operation. In the OR
operation, the new pixel displayed on the display 40 is made up of the bit pattern representing the new pixel superimposed on the old pixel.
~ 510-02080 The OR operation allows the changing of the color of an area of display 40 by adding an appropriate bit to the bit map memories 10-G, 10-R and/or 10~B.
Signal BMOD00+00 at logical ONE and signal BMOD01~00 at logical 7.ERO define an EXCLUSIVE OR mode of operation. The EXCLUSIVE OR mode allows the satting of a pixel to a binary ONE only if the stored pixel and the selected pattern ~ixel are dif~erent -- one equal to a binary ON~ and the other equal to a binary ZERO. I the stored and selected pixels are equal, either both binary ZERO or both binary ONE, the resulting stored pixel will be a binary ZERO. This action will facilitate the erasing of a pixel pattern if the identical pixel pattern is written a second time. The EXCLUSIVE OR o~eration allows the changing of the color of an area by removing or adding appropriate bits from the bit map memories 10-G, 10-R and/or 10-B~
R~PLAGE Mode of Op~ation For the REPLACE mode of operation, signals PROMRl~00, PRQMGl+00 and PROMBl+00 are at logical ZERO. Signals PROMR0~00, PROMG0+00 and PROMB0+00 indicate either a binary ONE or binary ZERO value depending on the value of the new pixel desired on display 40.
AND gates 26-2R, 26-2G and 26-2B are disabled by signals PROMR1~00, PROMGl~00 and PROMBl+00, respectively, forcing output signals DATSEL+OR, DATSEL+OG and DATSEL~0B
to logical ZERO thus negating the value of stored data. The output signals REDXOR~00, GENXOR+00 and BLUXOR~00 from exclusive OR gates 26-4R, 26-4G and 26-4B, respectively, therefore reflect the state of the input signals PROMR0+00, r~ 3 PROMG0+00 and PROMB0~00 which are written into bit map memories 10-R, 10-G and 10-B via AND gates 26-6R, 26-6G and 26-6B and signals REDXOR~lT, GRNXOlR+lT and BLUXOR~lT.
OP~ Mode of Q~e~atiQ~
During the OR mode of operation, signal PROMR0+00 is at logical ONE and signal PROMRl+00 is at logical ZERO if a binary ONE bit is to be stored in the addressed location of bit map memory 10-Ro AND gate 26-2~ is disabled and signal REDXOR~00, the output of exclusive OR gate 26-4R, is at logical ONE and is written into bit map memory 10-R via AND gate 26-6R and signal REDXOR*lT. Signal CLRCYC-00 is at logical ZERO only during the clear bit map memory operation as described in copending related application Serial No. entitled "Apparatus for Distortion Free Clearing o a Display during a Single Frame Time~.
Binary ONE ' s are written into bit map memories 10-G and 10-B in a similar manner during the OR mode of operation.
Also, during the OR mode of operation, signal PROMR0~00 is at logical ZERO and signal PROMRl+00 is at logical ONE
if a binary ZERO is to be OR'ed with the bit stored in the addressed location of bit map memory 10-R. Signal PROMRl+00 enables AND gate 26-2R thus allowing the value of the stored data bit DATA05+00 to be reflected on its output. At the conclusion of the OR operation, the addressed location will retain the same bit level before the OR operation as following the OR operation if a binary ZERO is the selected bit pattern to be OR'ed into the bit map memories 10-R, 10-G and 10-B.
5 ~ ~3 Bits are read from an addressed location in bit map memory 10-R as follows. Eight output signals BMRED0~00 through BMRED7+00 are applied to input terminals of a select multiplexer (MUX) 20-R. Address signals LWBYTE-00, L8AD19+00 and L~ADl8~00 from PCO interface address bus 2 select one of the eight signals to generate signal SELRED+00 which is to be stored in register 32 on the rise of timing signal CMMCT4. Signal DATA05+00 from register 32 is applied to AND gate 26-2R which generates signal DATSEL+OR. Signal DATSEL+OR is applied to EXCLUSIVE OR gate 26-6R which generates signal REDXOR+00 having the same state as signal DATA05+00 since signal PROM~0+00 is at logical ZERO. Signal REDXOR+lT therefore is written into bit map memory in the same address location and having the same state as the bit that caused the generation of signal DATA05+00.
Also for the OR mode of operation, siynal DATA06+00 is generated by MUX 20-6 and applied to AND gate 26-2G and reflects the state of the bit read from the addressed location of bit map memory 10-G. Signal DATA07+00 is generated by MUX 20-B and applied to AND gate 26-2B and reflects the state of the bit read from the addressed location in bit map memory 10-B. Signals DATA06+00 and DATA07+00 are processed in a similar manner as signal DATA05+00 described above.
-Note that AND gates 26-2R, 26-2G and 26-2B are active during the OR mode of operation when a pattern repre~enting a blnary ZERO i~ read from ROM'~ ~8-l and 28-2.
~5~
~XÇ~U~I~E Q~ ~Q~e of Opera~i~n For the EXCLUSIVE OR mode of operation, signal PROMR1+00 is at logical ONE enabling AND gate 26-2R.
Signal PROMR0~00 reflects the state of the selected pattern 5 bit read from PROM 28-1, that is, at logical ONE for a ONE
bit and at logical ZERO for a ZERO bit.
~ s described above, signal DATA05~00 would be at logical ONE if a ONE bit was read from the addressed location of bit map memory 10-R~ Therefore~ signal DATSE~OR applied to exclusive OR gate 26-4R would be at logical ONE. If signal PROMR0~00 was at logical ONE
indicatiny a ONE bit read from PROM 28-1, then output signal REDXOR+00 would be at logical ZERO and a ZERO bit would be written into the addressed location of bit map memory 10-R.
If signal PROMR0+00 was at logical ZERO indicating a ZERO bit read from ROM 28-l, then signal REDXOR~00 would be at logical ONE and a ONE bit would be written in the addressed location of bit map memory 10-R.
If signal DATA05~00 was at logical ZERO indicating a ZERO bit read from the addressed location of bit map memory 10-R, then the state of signal PROMR0~00 would be written into the addressed location.
Transceiver 34 places the bits read from the addressed locations of bit map memories 10-R, 10-C and 10-B onto the PCO in~erface data bus 36 as signals GD~T00~00 through GDAT07+00 for storage in a main memory (not shown) under control of signal MEMDAT-00 when the reading of bit map memory is commanded.
z r~ (~!9t~ ~
-15- 510~02080 ~QM ~ayout Figure 3 shows the layout of ROM's 28-1 and 28-2 in 16-bit blocks. Each block is bit adàressable by signals LWBYTE-00 and L8AD19+00 which select one of four columns and signals L8AD10~00 and L8AD09~00 which select one of four rows.
Pattern octal 0 shows the eight solid colors made up of combinations of red, green and blue in accordance with the following table.
10Color Q~l ~ ~a ~1~ Color 0 0 0 0 Rlack 1 0 0 1 Blue 2 0 1 0 Green 3 0 1 1 Cyan
4 1 0 0 Red 1 0 1 Magenta 6 1 1 0 Yellow 7 1 1 1 White As an examplet a yellow pixel on display 40 is made up of a ONE bit read from bit map memory 10-R, a ONE bit read f rom bit map memory 10-G, and a ZERO bit read from bit map memory 10~B, the three bit map memories being addressed by the same address signals from the address MUX 6, Figure 1.
-In addition to the solid colors, pattern octal 0, a mosaic of pattern octal 1, that is, an area made up of 16-bit blocks, would display diagonal lines in one of eight colors. A mosaic of pattern octal 2 would display vertical lines in one of eight colors.
Patterns octal 3 through octal 7 have only a percentage of the 16 bits displaying the specified color as indicated by the percentage figures on the right side of Figure 3.
~16- 510-02~0 Note that for the 25% patterns only four pixels display color; for the 50~ patterns only eight pi~els display patterns; for the 7s% patterns only twelve pixels display patterns. These patterns display shades of color. The 0 indicates a background color which may or may not be preserved, depending on the mode selected and previously described thus allowing the mixinq of colors to attain many different shades and hue~.
Also note the pixel patterns which enable colors to be mixed. Pattern octal 7 (25~ of white is mixed with pattern octal 3 (25%) of cyan to give a shade of pink.
Mixing pattern octal 5 (50~) of magenta and pattern octal 4 (50~) of red gives a deep red with a blue tint. Also mixing pattern octal 7 ~25%) of white with pattern octal 3 (25~) of cyan gives a pale cyan.
The color is selected by signal GDAT05+00 applied to ROM ~8-l and signals GDAT06~00 and GDAT07+00 applied to ROM
~8-2. Signals GDAT05+00~ GDAT06+00 and GDAT07+00 determine the color octal number of Figure 3 and are received by the graphics logic from PCO interface data bus 36.
Having shown and described a preferred embodiment of the invention, those skilled in the art will realize that many variations and modifications may be made to afEect the described~ invention and still be within the scope of the claimed invention. Thus, many of the elements indicated above may be altered or replaced by different elements which will provide the same result and fall within the spirit of the claimed invention. It is the intention, therefore, to limit the invention only as indicated by the scope of the claims.
What is claimed is:
-In addition to the solid colors, pattern octal 0, a mosaic of pattern octal 1, that is, an area made up of 16-bit blocks, would display diagonal lines in one of eight colors. A mosaic of pattern octal 2 would display vertical lines in one of eight colors.
Patterns octal 3 through octal 7 have only a percentage of the 16 bits displaying the specified color as indicated by the percentage figures on the right side of Figure 3.
~16- 510-02~0 Note that for the 25% patterns only four pixels display color; for the 50~ patterns only eight pi~els display patterns; for the 7s% patterns only twelve pixels display patterns. These patterns display shades of color. The 0 indicates a background color which may or may not be preserved, depending on the mode selected and previously described thus allowing the mixinq of colors to attain many different shades and hue~.
Also note the pixel patterns which enable colors to be mixed. Pattern octal 7 (25~ of white is mixed with pattern octal 3 (25%) of cyan to give a shade of pink.
Mixing pattern octal 5 (50~) of magenta and pattern octal 4 (50~) of red gives a deep red with a blue tint. Also mixing pattern octal 7 ~25%) of white with pattern octal 3 (25~) of cyan gives a pale cyan.
The color is selected by signal GDAT05+00 applied to ROM ~8-l and signals GDAT06~00 and GDAT07+00 applied to ROM
~8-2. Signals GDAT05+00~ GDAT06+00 and GDAT07+00 determine the color octal number of Figure 3 and are received by the graphics logic from PCO interface data bus 36.
Having shown and described a preferred embodiment of the invention, those skilled in the art will realize that many variations and modifications may be made to afEect the described~ invention and still be within the scope of the claimed invention. Thus, many of the elements indicated above may be altered or replaced by different elements which will provide the same result and fall within the spirit of the claimed invention. It is the intention, therefore, to limit the invention only as indicated by the scope of the claims.
What is claimed is:
Claims (8)
1. A color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus comprising:
bit map memory means for storing bits, combinations of said bits in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels; and read only memory means coupled to said bit map memory means for storing a plurality of bit patterns for each of said plurality of colors, a first of said plurality of bit patterns being representative of a plurality of solid colors and a second plurality of said plurality of bit patterns being representative of predetermined shades of said each of said plurality of colors;
said read only memory means including generating means for generating color bit signals for each bit of said plurality of bit patterns;
said bit map memory means being responsive to said color bit signals for storing said bits in said corresponding locations for displaying said color image.
bit map memory means for storing bits, combinations of said bits in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels; and read only memory means coupled to said bit map memory means for storing a plurality of bit patterns for each of said plurality of colors, a first of said plurality of bit patterns being representative of a plurality of solid colors and a second plurality of said plurality of bit patterns being representative of predetermined shades of said each of said plurality of colors;
said read only memory means including generating means for generating color bit signals for each bit of said plurality of bit patterns;
said bit map memory means being responsive to said color bit signals for storing said bits in said corresponding locations for displaying said color image.
2. The apparatus of Claim 1 wherein said bit map memory means comprises:
first bit map memory means for storing a plurality of first bits representative of a plurality of red pixels of said color image if said color bit signals represent a red bit;
second bit map memory means for storing a plurality of second bits representative of a plurality of green pixels of said color image if said color bit signals represent a green bit; and third bit map memory means for storing a plurality of third bits representative of a plurality of blue pixels of said color image if said color bit signals represent a blue bit;
wherein combinations of said plurality of first, second and third bits from said corresponding locations generate one of said pixels displaying one of a predetermined number of colors.
first bit map memory means for storing a plurality of first bits representative of a plurality of red pixels of said color image if said color bit signals represent a red bit;
second bit map memory means for storing a plurality of second bits representative of a plurality of green pixels of said color image if said color bit signals represent a green bit; and third bit map memory means for storing a plurality of third bits representative of a plurality of blue pixels of said color image if said color bit signals represent a blue bit;
wherein combinations of said plurality of first, second and third bits from said corresponding locations generate one of said pixels displaying one of a predetermined number of colors.
3. The apparatus of Claim 2 wherein said read only memory means comprises:
a read only memory for storing said plurality of bit patterns, each of said plurality of bit patterns including sixteen bit positions, each of said sixteen bit positions including a binary ONE for a first solid color, four of said sixteen bit positions including a binary ONE
in a first plurality of predetermined positions for a first color shade of said first solid color, eight of said sixteen bit positions including a binary ONE in a second plurality of predetermined positions for a second color shade of said first solid color, twelve of said sixteen bit positions including a binary ONE in a third plurality of predetermined positions for a third color shade of said first solid color.
a read only memory for storing said plurality of bit patterns, each of said plurality of bit patterns including sixteen bit positions, each of said sixteen bit positions including a binary ONE for a first solid color, four of said sixteen bit positions including a binary ONE
in a first plurality of predetermined positions for a first color shade of said first solid color, eight of said sixteen bit positions including a binary ONE in a second plurality of predetermined positions for a second color shade of said first solid color, twelve of said sixteen bit positions including a binary ONE in a third plurality of predetermined positions for a third color shade of said first solid color.
4. The apparatus of Claim 3 wherein said read only memory includes four of said sixteen bit positions including a binary ONE in a fourth plurality of predetermined positions for said first color shade of said first solid color, and eight of said sixteen bit positions including a binary ONE in a fifth plurality of predetermined positions for said second color shade of said first solid color;
wherein said first plurality of predetermined positions representative of said first color shade of said first solid color is superimposed on said fourth plurality of predetermined positions representative of said first color shade of a second solid color to generate a fourth color shade;
wherein said second plurality of predetermined positions representative of said second color shade of said first solid color is superimposed on said fifth plurality of predetermined positions representative of said second color shade of said second solid color to generate a fifth color shade; and wherein said third plurality of predetermined positions representative of said third color shade of said first solid color is superimposed on said fourth plurality of predetermined positions representative of said first color shade of said second solid color to generate a sixth color shade.
wherein said first plurality of predetermined positions representative of said first color shade of said first solid color is superimposed on said fourth plurality of predetermined positions representative of said first color shade of a second solid color to generate a fourth color shade;
wherein said second plurality of predetermined positions representative of said second color shade of said first solid color is superimposed on said fifth plurality of predetermined positions representative of said second color shade of said second solid color to generate a fifth color shade; and wherein said third plurality of predetermined positions representative of said third color shade of said first solid color is superimposed on said fourth plurality of predetermined positions representative of said first color shade of said second solid color to generate a sixth color shade.
5. A color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of color, said apparatus being operative in a REPLACE operation, said apparatus comprising:
bit map memory means for generating a plurality of primary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels;
read only memory means coupled to said bit map memory means for generating a plurality of first signals corresponding to each of said plurality of primary color signals, said plurality of first signals having a state in accordance with said REPLACE mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of first signals representative of said REPLACE mode of operation for replacing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of first signals.
bit map memory means for generating a plurality of primary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels;
read only memory means coupled to said bit map memory means for generating a plurality of first signals corresponding to each of said plurality of primary color signals, said plurality of first signals having a state in accordance with said REPLACE mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of first signals representative of said REPLACE mode of operation for replacing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of first signals.
6. A color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus being operative in an OR mode of operation, said apparatus comprising:
bit map memory means for generating a plurality of primary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels;
read only memory means coupled to said bit map memory means for generating a plurality of second signals corresponding to each of said plurality of primary color signals, said plurality of second signals having a state in accordance with said OR mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of second signals representative of said OR mode of operation for superimposing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of second signals.
bit map memory means for generating a plurality of primary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels;
read only memory means coupled to said bit map memory means for generating a plurality of second signals corresponding to each of said plurality of primary color signals, said plurality of second signals having a state in accordance with said OR mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of second signals representative of said OR mode of operation for superimposing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of second signals.
7. A color display graphics system for displaying a color image, said color image being made up of a plurality of pixels, said system including apparatus for painting areas of said color image with a plurality of colors and a plurality of shades of colors, said apparatus being operative in an EXCLUSIVE OR made of operation, said apparatus comprising:
bit map memory means for generating a plurality of primary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels;
read only memory means coupled to said bit map memory means for generating a plurality of third signals corresponding to each of said plurality of primary color signals, said plurality of third signals having a state in accordance with said EXCLUSIVE OR mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of third signals representative of said EXCLUSIVE OR mode of operation for replacing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of third signals for writing a binary ONE in said location in said bit map memory means if said plurality of third signals and said plurality of color signals indicate different states and writing a binary ZERO in said location of said bit map memory means if said plurality of third signals and said plurality of color signals indicate the same state.
bit map memory means for generating a plurality of primary color signals, combinations of said plurality of primary color signals representative of bits stored in corresponding locations of said bit map memory means determining one of said plurality of colors of a corresponding one of said pixels;
read only memory means coupled to said bit map memory means for generating a plurality of third signals corresponding to each of said plurality of primary color signals, said plurality of third signals having a state in accordance with said EXCLUSIVE OR mode of operation; and bit selection means coupled to said bit map memory means and said read only memory means and responsive to said plurality of primary color signals and said plurality of third signals representative of said EXCLUSIVE OR mode of operation for replacing said bits in said bit map memory means representative of said plurality of color signals by said bits representative of said plurality of third signals for writing a binary ONE in said location in said bit map memory means if said plurality of third signals and said plurality of color signals indicate different states and writing a binary ZERO in said location of said bit map memory means if said plurality of third signals and said plurality of color signals indicate the same state.
8. For use with a display subsystem wherein each of three addressable color stores holds bits representing the entire presentation to be displayed in a respective color, apparatus for painting an area of said presentation with a selectable shade of color, comprising:
a second addressable store holding a plurality of multiple bit blocks, each such block comprising a set of bits defining a color and corresponding shade to be applied to said area;
a control circuit coupled to all of said color and second stores for generating:
(i) an address for reading out a plurality of bits for said area from said color stores, (ii) an address for reading out bits of a corresponding block from said second store, and (iii) mode signals representing the kind of modification to be implemented;
a logic circuit coupled to receive the bits read from said second store and the corresponding bits of said plurality of bits read from said color stores, and responsive to said mode signals and to said bits from said second store to logically combine said bits to generate output signals representing bits to be stored in said color stores; and a circuit for writing said output signals into locations in said color stores represented by said address.
a second addressable store holding a plurality of multiple bit blocks, each such block comprising a set of bits defining a color and corresponding shade to be applied to said area;
a control circuit coupled to all of said color and second stores for generating:
(i) an address for reading out a plurality of bits for said area from said color stores, (ii) an address for reading out bits of a corresponding block from said second store, and (iii) mode signals representing the kind of modification to be implemented;
a logic circuit coupled to receive the bits read from said second store and the corresponding bits of said plurality of bits read from said color stores, and responsive to said mode signals and to said bits from said second store to logically combine said bits to generate output signals representing bits to be stored in said color stores; and a circuit for writing said output signals into locations in said color stores represented by said address.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US681,539 | 1984-12-14 | ||
| US06/681,539 US4683466A (en) | 1984-12-14 | 1984-12-14 | Multiple color generation on a display |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1250973A true CA1250973A (en) | 1989-03-07 |
Family
ID=24735698
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000497571A Expired CA1250973A (en) | 1984-12-14 | 1985-12-13 | Multiple color generation on a display |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US4683466A (en) |
| EP (1) | EP0184857A3 (en) |
| KR (1) | KR910009844B1 (en) |
| CN (1) | CN85109708A (en) |
| AU (1) | AU5089485A (en) |
| CA (1) | CA1250973A (en) |
| DK (1) | DK580885A (en) |
| FI (1) | FI854911A (en) |
| NO (1) | NO855029L (en) |
| YU (1) | YU194885A (en) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2500858B2 (en) * | 1986-04-11 | 1996-05-29 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Display system having extended raster operation circuit |
| US4783652A (en) * | 1986-08-25 | 1988-11-08 | International Business Machines Corporation | Raster display controller with variable spatial resolution and pixel data depth |
| US4958302A (en) * | 1987-08-18 | 1990-09-18 | Hewlett-Packard Company | Graphics frame buffer with pixel serializing group rotator |
| JP2612475B2 (en) * | 1988-06-24 | 1997-05-21 | 日本航空電子工業株式会社 | Display control device for color display panel |
| EP0377038A4 (en) * | 1988-07-20 | 1991-09-18 | Ishizaka Shoji Co., Ltd. | Textile color design simulator |
| US4956638A (en) * | 1988-09-16 | 1990-09-11 | International Business Machines Corporation | Display using ordered dither |
| JPH03201788A (en) * | 1989-12-28 | 1991-09-03 | Nippon Philips Kk | Color display device |
| US5254978A (en) * | 1991-03-29 | 1993-10-19 | Xerox Corporation | Reference color selection system |
| GB2263038B (en) * | 1991-12-30 | 1996-01-31 | Apple Computer | Apparatus for manipulating streams of data |
| US5734369A (en) * | 1995-04-14 | 1998-03-31 | Nvidia Corporation | Method and apparatus for dithering images in a digital display system |
| US5784055A (en) * | 1996-05-06 | 1998-07-21 | International Business Machines Corporation | Color control for on-screen display in digital video |
| US7445551B1 (en) | 2000-05-24 | 2008-11-04 | Nintendo Co., Ltd. | Memory for video game system and emulator using the memory |
| US8133115B2 (en) | 2003-10-22 | 2012-03-13 | Sony Computer Entertainment America Llc | System and method for recording and displaying a graphical path in a video game |
| US11278793B2 (en) | 2004-03-31 | 2022-03-22 | Nintendo Co., Ltd. | Game console |
| US8267780B2 (en) | 2004-03-31 | 2012-09-18 | Nintendo Co., Ltd. | Game console and memory card |
| US20060055945A1 (en) * | 2004-09-13 | 2006-03-16 | Fazakerly William B | Color-mapped data display |
| US20060071933A1 (en) * | 2004-10-06 | 2006-04-06 | Sony Computer Entertainment Inc. | Application binary interface for multi-pass shaders |
| US7636126B2 (en) | 2005-06-22 | 2009-12-22 | Sony Computer Entertainment Inc. | Delay matching in audio/video systems |
| US7880746B2 (en) | 2006-05-04 | 2011-02-01 | Sony Computer Entertainment Inc. | Bandwidth management through lighting control of a user environment via a display device |
| US7965859B2 (en) | 2006-05-04 | 2011-06-21 | Sony Computer Entertainment Inc. | Lighting control of a user environment via a display device |
| US10786736B2 (en) | 2010-05-11 | 2020-09-29 | Sony Interactive Entertainment LLC | Placement of user information in a game space |
| US9342817B2 (en) | 2011-07-07 | 2016-05-17 | Sony Interactive Entertainment LLC | Auto-creating groups for sharing photos |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US32200A (en) * | 1861-04-30 | Combined steam and hot-air engine | ||
| JPS559742B2 (en) * | 1974-06-20 | 1980-03-12 | ||
| US4197590A (en) * | 1976-01-19 | 1980-04-08 | Nugraphics, Inc. | Method for dynamically viewing image elements stored in a random access memory array |
| US4183046A (en) * | 1978-08-17 | 1980-01-08 | Interpretation Systems Incorporated | Electronic apparatus for converting digital image or graphics data to color video display formats and method therefor |
| USRE32200E (en) | 1980-11-03 | 1986-07-08 | Fairchild Semiconductor Corporation | MOS battery backup controller for microcomputer random access memory |
| US4429306A (en) * | 1981-09-11 | 1984-01-31 | International Business Machines Corporation | Addressing system for a multiple language character generator |
| JPS58209784A (en) * | 1982-05-31 | 1983-12-06 | 株式会社東芝 | Memory system |
| US4516118A (en) * | 1982-08-30 | 1985-05-07 | Sperry Corporation | Pulse width modulation conversion circuit for controlling a color display monitor |
| US4521770A (en) * | 1982-08-30 | 1985-06-04 | International Business Machines Corporation | Use of inversions in the near realtime control of selected functions in interactive buffered raster displays |
| US4578673A (en) * | 1983-07-08 | 1986-03-25 | Franklin Computer Corporation | Video color generator circuit for computer |
-
1984
- 1984-12-14 US US06/681,539 patent/US4683466A/en not_active Expired - Fee Related
-
1985
- 1985-12-09 AU AU50894/85A patent/AU5089485A/en not_active Abandoned
- 1985-12-12 FI FI854911A patent/FI854911A/en not_active IP Right Cessation
- 1985-12-13 CA CA000497571A patent/CA1250973A/en not_active Expired
- 1985-12-13 CN CN198585109708A patent/CN85109708A/en active Pending
- 1985-12-13 YU YU01948/85A patent/YU194885A/en unknown
- 1985-12-13 NO NO855029A patent/NO855029L/en unknown
- 1985-12-13 KR KR1019850009367A patent/KR910009844B1/en active IP Right Grant
- 1985-12-13 DK DK580885A patent/DK580885A/en not_active Application Discontinuation
- 1985-12-13 EP EP85115932A patent/EP0184857A3/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| FI854911A0 (en) | 1985-12-12 |
| US4683466A (en) | 1987-07-28 |
| CN85109708A (en) | 1986-12-17 |
| DK580885A (en) | 1986-06-15 |
| AU5089485A (en) | 1986-06-19 |
| EP0184857A3 (en) | 1988-09-28 |
| EP0184857A2 (en) | 1986-06-18 |
| KR910009844B1 (en) | 1991-11-30 |
| DK580885D0 (en) | 1985-12-13 |
| FI854911A (en) | 1986-06-15 |
| YU194885A (en) | 1988-10-31 |
| NO855029L (en) | 1986-06-16 |
| KR860005281A (en) | 1986-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1250973A (en) | Multiple color generation on a display | |
| US4217577A (en) | Character graphics color display system | |
| US5132674A (en) | Method and apparatus for drawing high quality lines on color matrix displays | |
| US4542376A (en) | System for electronically displaying portions of several different images on a CRT screen through respective prioritized viewports | |
| US4559533A (en) | Method of electronically moving portions of several different images on a CRT screen | |
| US4550315A (en) | System for electronically displaying multiple images on a CRT screen such that some images are more prominent than others | |
| US4933878A (en) | Graphics data processing apparatus having non-linear saturating operations on multibit color data | |
| JP2612475B2 (en) | Display control device for color display panel | |
| KR900000742B1 (en) | Graphics display apparatus | |
| US4554538A (en) | Multi-level raster scan display system | |
| JPH0222957B2 (en) | ||
| JPH0420191B2 (en) | ||
| US4757309A (en) | Graphics display terminal and method of storing alphanumeric data therein | |
| EP0093954A2 (en) | Image display memory unit | |
| EP0256838B1 (en) | System for improving two-color display operations | |
| US5309552A (en) | Programmable multi-format display controller | |
| EP0165441B1 (en) | Color image display apparatus | |
| US5119331A (en) | Segmented flash write | |
| US4291306A (en) | Figure displaying device | |
| US4788536A (en) | Method of displaying color picture image and apparatus therefor | |
| US6130678A (en) | Display system with line smoothing using pixel micro-zones and computation cells allowing a reduced number of accesses to image memory with simplified addressing | |
| JPH0352067B2 (en) | ||
| GB2208344A (en) | Digital display system | |
| EP0161319B1 (en) | Apparatus for controlling writing and reading in relation to graphic memory | |
| JPS62214431A (en) | Memory access mechanism |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |