CA1313227C - Radio communication apparatus having an improved signal to noise ratio - Google Patents
Radio communication apparatus having an improved signal to noise ratioInfo
- Publication number
- CA1313227C CA1313227C CA000605663A CA605663A CA1313227C CA 1313227 C CA1313227 C CA 1313227C CA 000605663 A CA000605663 A CA 000605663A CA 605663 A CA605663 A CA 605663A CA 1313227 C CA1313227 C CA 1313227C
- Authority
- CA
- Canada
- Prior art keywords
- signal
- clock
- operating
- cpu
- specific
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000003111 delayed effect Effects 0.000 claims description 6
- 238000000034 method Methods 0.000 abstract description 4
- 238000001514 detection method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 241001108995 Messa Species 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B5/00—Near-field transmission systems, e.g. inductive loop type
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
- H04W52/02—Power saving arrangements
- H04W52/0209—Power saving arrangements in terminal devices
- H04W52/0225—Power saving arrangements in terminal devices using monitoring of external events, e.g. the presence of a signal
- H04W52/0245—Power saving arrangements in terminal devices using monitoring of external events, e.g. the presence of a signal according to signal strength
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/24—Radio transmission systems, i.e. using radiation field for communication between two or more posts
- H04B7/26—Radio transmission systems, i.e. using radiation field for communication between two or more posts at least one of which is mobile
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W88/00—Devices specially adapted for wireless communication networks, e.g. terminals, base stations or access point devices
- H04W88/02—Terminal devices
- H04W88/022—Selective call receivers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Abstract
Abstract of the Disclosure:
In a radio paging receiver comprising a receiving section (11), a decoder section (12), and a CPU (13) for distinguishing a specific one of a plurality of call signals and processing a specific message signal succeeding the specific call signal into a processed message signal, the receiving section is intermittently put into operation. The decoder section is put into operation in accordance with a first clock signal which is supplied from a first clock generator (16). A switching circuit (20) selectively connects the CPU with the first clock generator and a second clock generator (17). More particularly, the CPU is put into operation in accordance with a second clock signal which is supplied from the second generator when the receiving section does not operate. The frequency of the second clock signal is much higher than that of the first clock signal. Therefore, the CPU processes the specific message signal into the processed message signal at a rapid processing speed in accordance with the second clock signal when the receiving section is not put into operation.
In a radio paging receiver comprising a receiving section (11), a decoder section (12), and a CPU (13) for distinguishing a specific one of a plurality of call signals and processing a specific message signal succeeding the specific call signal into a processed message signal, the receiving section is intermittently put into operation. The decoder section is put into operation in accordance with a first clock signal which is supplied from a first clock generator (16). A switching circuit (20) selectively connects the CPU with the first clock generator and a second clock generator (17). More particularly, the CPU is put into operation in accordance with a second clock signal which is supplied from the second generator when the receiving section does not operate. The frequency of the second clock signal is much higher than that of the first clock signal. Therefore, the CPU processes the specific message signal into the processed message signal at a rapid processing speed in accordance with the second clock signal when the receiving section is not put into operation.
Description
~313227 RADIO COMMUNICATION APPARATUS HAVING
AN IMPROVED SIGNAL TO NOISE RATIO
Background of the Invention:
This invention relates to a radio communication . apparatus for selectively receiving a call signal and an additional or rnessage signal succeeding the call signal.
5 The radio communication apparatus may be a radio paging receiver, a transceiver, or the like although description will be mainly directed to the radio paging receiver.
A radio paging receiver of the type described 10 comprises a receiving section for receiving a plurality of call signals and a plurality of message signals succeeding the call signals, respectively, as received signals. The received signals are supplied to a decoder section to be decoded. More specifically, the decoder 15 section is for distinguishing a specific one of the call signals from other call signals that is specific to the paging receiver. When the specific call signal is distinguished from otheF call signals/ the decoder : , ~313227 section receives a message signal succeeding the specific call signal. The message signal is supplied to a central processing unit (CPU) to be processed and to be stored in an RAM and displayed.
In a conventional paging receiver, the receiving section is intermittently put into operation for saving an electrlc power supplied to the paging r,eceiver. The decoder section and the CPU are operated by clock signals different from each other. The decoder section lO operates in accordance with a first clock signal having a first frequency. The CPU operates in accordance with a second clock signal which has a second requency which is higher than the first frequency. The first and second clock signals are supplied to the decoder sectlon 15 and the CPU from a clock generating section which serves as an operating section.
When the receiving section is put into operation, the CPU operates in accordance with the second high speed clock signal. As a result, the 20 receiving section has a signal to noise ratio which is ~ influenced by noise caused by the second clock signal.
- Namely, it is difficult to maintain a satisfactory signal to noise ratio in the conventional radio paging receiver.
Summary of the Invention:
It is therefore an object of this invention to provide a radio communication apparatus which is capable of improving signal to noise ratio.
1313%~7 Other objects of this invention will become clear as the description proceeds.
A radio communication receiver to which this invention i5 applicable comprises receiving means 5 intermittently put into operation for receiving a plurality of call signals and a plurality of additional signals succeeding the call signals, respectively, distinguishing means connected to the receiving means for distinguishing a specific one of the call signals 10 specific to the apparatus to receive an additional signal succeeding the specific call signal, processing means connected to the distinguishing means for processing the specific additional signal into a processed additional signal, and operating means for 15 operating the distinguishing means and the processing means. According to this invention, the operating means comprises first clock generating means for generating a first clock signal having a first frequency, second clock generating means for generating a second clock 20 signal having a second frequency higher than the first frequency, first supplying means for supplying the distin~ui.shing means with the first clock signal to operate the distinguishing means, and second supplying means for supplying the processing means with the first 25 clock signal and stopping generation of the second clock signal when the receiving means operates and for supplying the processing means with the second clock .
,, :; .
.. - . . . .. . .
.. ,~ .. ~
- . , ~ ,~ .
.. . .. .
- : .. - . ~.. :: .
: : :
signal to operate the processing means when the receiving means does not operate.
Brief Description of the Drawing:
.
Fig. 1 is a block diagram of a conventional 5 radio paging receiver;
Fig~ 2 is a CCIR RPC No. 1 (POCSAG) signal format of a reception signal received by a receiving section shown in Fig. l;
Fig. 3 i5 a flow chart for describing operation 10 of a central processing unit used in the radio paging receiver shown in Fig. l;
Fig. 4 is a block diagram of a radio paging receiver according to a first embodiment of this invention;
Fig. 5 is a block diagram of a decodar used in the radio paging receiver shown in Fig. 3 Fig. 6 is a time chart for use in describing operation of the radio paging receiver shown in Fig~ 3;
Fig. 7 is a block diagram of a radio paging 20 receiver according to a second embodiment of this invention;
Fig. 8 is a flow chart for describing operation of a central processing unit used in the radio paging receiver shown in Fig. 7; and Fig. 9 is a time chart for describing operation of the radio paging receiver shown in Fig. 7.
~3~3227 Description of the Preferred Embodiments:
Referring to Fig. 1, description will be made as regards a conventional radio paging receiver ~or a better understanding of this invention. The illustrated 5 radio paging receiver is for receiving a specific one of a plurality of call signals that is specific to the radio paging receiver. The plurality of call signals (address codewords) are indicative of a plurality of call numbers ~radio identification code: RIC), 10 respectively. Each of the call signals may be succeeded by a message signal indicative o~ a message. The call signals and the message signals are transmitted as a radio signal from a transmitting station (not shown).
Turning to Fig. 2, the CCIR Radio Paging code 15 No. 1 (POCSAG code) radio signal comprises a preamble signal P and a first batch B(l), a second batch B(2), and other batches succeeding the preamble signal P.
Each batch, represented by B, of the radio signal comprises a rame synchronization signal SC and a 20 plurality of frames F, such as first through eighth frames F(l) to F(8) following the frame synchronization signal SC. The call signal may be succeeded by a message signal. The frame synchronization signal SC
serves to establish frame synchronization of the call 25 signal. Each of the frame synchronization signal SC, the call signal, and the message signal consists of BCH
codes.
1, ., . ... : :- :-: , -..
.. ' ;; '' ,~ . . ..
. .. .
:,. , . : :
13~32~7 By the way, a plurality of radio paging receivers have call numbers different from each other, respectively, and may be grouped into eight groups.
Each of the groups is assigned to one frame of each 5 batch s.
Turning back to Fig. 1, the radio paging receiver comprises a receiving section 11, a decoder section 12, and a central processing unit (CPU) 13, and an external RAM 14. The CPU 13 is implemented by a 10 one-chip central processing unit which may be JUPD75308G
manufactured and sold by NEC Corporation in Tokyo. The radio paging receiver is activated by a battery (not shown) when a receiver switch 15 is put into the on state. A first clock generator 16 supplies the decoder 15 section 12 with a first clock signaI having a first frequency of, for example, 32.768 kHz. The decoder section 12 is put into operable condition by the irst clock signal.
Otherwise, a second clock generator 17 supplies 20 the CPU 13 with a second clock signal having a second frequency which is higher than the first frequency. The second frequency may be 4 MHz. The CPU 13 is put into operable condition by the second clock signal~ Each of ; the first and the second clock generators 16 and 17 is 25 depicted as a quartz oscillator~
The decoder section 12 operates in accordance with the first clock signal to supply the receiving section 11 with a first operating signal at a ~3~32~7 predetermined interval. The receiving section 11 is intermittently put into receiving operation by the first operating signal. The receiving section 11 intermittently receives the radio signal and demodulates 5 the radio signal into a demodulated signal to supply the demodulated signal to the decoder section 12. The decoder section 12 establishes synchronization with the demodulated signal in accordance with the frame synchronization signal SC to receive a specific frame 10 assigned to the radio paging receiver. When the synchronization is established, the decoder section 12 supplies the receiving section 11 with a second operating signal having a leading edge coincident with a leading edge of the specific frame.
After establishment of the synchronization, the decoder section 12 distinguishes the specific call signal from the plurality of call signals. When the specific call signal corresponds to the call number assigned to the radio paging receiver, the decoder 2~ section 12 produces a coincidence signal as an interrupt signal to supply the CPU 13 with the coincidence signal~
Thereafter, the decoder section 12 supplies the specific call signal and a specific message signal succeeding the speciic call signal to the CPU 13.
Refèrring to Fig. 3 together with Fig. 1~ the ; CPU 13 is put into an interrupt mode when supplied with the coincidence signal. The CPU 13 detects whether the specific call signal or the specific message signal is .. . . .
.
.
. .~ . ~ , , .. ' :
: . ' .
.; ..
~3~32~7 supplied to the CPV 13 as shown at a first step Sl by C
or M. When the CPU 13 detects supply of the specific call slgnal as indicated along a line labelled C, the first step Sl proceeds to a second step S2 at which 5 operation is carried out to reset an internal buffer (not shown) of the CPU 13 and to store a specific call number indicative of the specific call signal in ~he internal buffer. When the CPU 13 detects supply of the specific message signal as depicted along a line 10 labelled M, the first step Sl proceeds to a third step S3 at which operation is carried out to detect whether the specific message signal or an idle signal is supplied to the CPU 13 as depicted by M or I. The idle signal is indicative of the end of the specific call 15 signal or the specific message signal. When the CPU 13 - detects the specific message signal, the message signal is stored as a specific message code in relatlon to the specific call number in the internal buffer as shown at a fourth step S4. When the CPU 13 detects the idle 20 signal, the CPU 13 produces a control signal to suppl~v the decoder section 12 with the control signal and is put in a main processing mode from the interrupt mode as shown at a fifth step S5.
The decoder section 12 stops supply of the 25 second operating signal in response to the control signal. As a result, the receiving section 11 stops a receiving operation.
" ~3~32~
In the main processing mode, the CPU 13 reads out the call number and the message code stored in the internal buffer as shown at a sixth step S6. The sixth step S6 proceeds to a seventh step S7 at which operation 5 is carried out to process the message code into a processed message code for display of the processed messa~e code on a display unit 18. The seventh step S7 ; proceeds to an eighth step S8 at which operation is carried out to store the processed message code in the 10 external RAM 14. Thereafter, the CPU 13 sends a tone signal to a loudspeaker 19 to make the loudspeaker 19 generate a call tone indicative o~ a call for the paging receiver under consideration and displays the processed message code as a message on the display unit 18 as 15 shown at a ninth step S9. The CPU 13 stops sending of the tone signal and erases the message from the display unit 18 by putting a reset switch (not shown) into on state.
As described above, the CPU 13 processes at high 20 speed in accordance with the second clock signal the message signal into the processed message signal which is the processed message code. ~amely, the CPU 13 is put into operation at a rapid processing speed by the second clock signal when the receiving section 11 is put 25 into operation. The second clock signal inevitably serves as a noise signal in the receiving section 11.
As a result, the receiving section 11 is influenced by the noise signal so that its signal to noise ratio ~, '' ',~ ,. ~
.
~3227 drops. Namely, it is difficult to maintain a sa~isfactory signal to noise ratio at the receiving section 11.
Referring to Fig. 4, description will proceea to 5 a radio paging receiver according to a first embodiment of this invention. The radio paging receiver comprises similar parts which are designated by like reference numerals and are operable with li~ewise named and - denoted signals~
As described above, the receiving section 11 is intermittently put into receiving operation by the first operating signal which is supplied from the decoder section 12. The receiving section ]1 intermittently demodulates the radio signal into the demodulated signal 15 to supply the demodulated signal to the decoder section 12 through a signal line depicted upwardly between the receiving section 11 and the decoder section 12. When the decoder section 12 establishes synchronization of the demodulAted signal, the decoder section 12 supplies 20 the receiving section 11 with the second operating signal through a signal line which is depicted downwardly between the receiving section 11 and the decoder section 12 and through which the first operating signal is delivered to the receiving section 11. I'he 25 receiving section 11 is intermittently put into receiving operation by the second operating signal.
In Fig. 4, the paging receiver further comprises a switching circuit 20, an inverter 21, and an AND gate ~313227 22. The switching circuit 20 is connected to the first and the second clock generators 16 and 17. The inverter 21 produces an inverted operating signal in response to the second operating signal~
The first clock generator 16 supplies the decoder section 12 with the first clock signal through a first supplying line 16a. The switching circuit 20 is connected to the CPU 13 through a second supplying line 20a. The switching circuit 20 selectively connects the 10 CPU 13 to the first and the second clock generators 16 and 17 by a switching signal which is supplied from the decoder section 12. The CPU 13 supplies the AND gate 22 ; with a stand~by signal indicative of reception of the specific message signal. The AND gate 22 supplies the 15 second clock generator 17 with a driving signal when the second inverted operating signal and the stand-by signal is supplied. The second clock generator 17 generates the second clock signal in response to the driving ;
signal.
Referring to Fig. 5 together with Fig. 4, the decoder section 12 is put into operation by the first clock signal which is supplied from the first clock generator 16 when the receiver switch 15 is put into the on state. The decoder section 12 intermittently 25 produces the first operating signal to supply the receivin~ section 11 with the first operating signalO
The receiving section 11 is intermittently put into receiving operation by the first operating signal.
-. ' ' 131322~
The decoder section 12 has a data input terminal 23 and accepts the demodulated signal from the receiving section 11 through the data input terminal 23. The decoder section 12 comprises a bit synchronization 5 circuit 24, a rame synchronization circuit 25, a call signal checking circuit 26, an error correcting circuit 27, a message buffer storage 28, and an interface circuit 29. The demodulated signal is supplied to the bit s~nchroni~ation circuit 2~, the frame 10 synchroni%ation circuit 25, the call signal checking circuit 26, and the error correcting circuit 27. The bit synchronization circuit 24 establishes bit synchronization of the demodulated signal with a bit synchroni2ation clock signal which is produced in the 15 decoder 12 based on the first clock signal. The bit synchronization circuit 24 supplies the frame synchronization circuit 25 with a bit synchronization signal.
The frame synchronization circuit 25 comprises a 20 preamble signal detection circuit 25a, a frame - synchronization signal detecting circuit 25b, a fxame synchronization controlling circuit 25c, and a frame : counter 25d. The frame synchrorlization controlling circuit 25c has a specific frame number of a ~rame in 25 which the specific call signal is transmitted. The first operating signal is supplied from the frame : synchronization controlling circuit 25c to the receiving sectlon ]1. The preamble signa1 detection circuit 25a ' ' .
~3~3227 detects the preamble signal of the demodulated signal to supply a preamble detection signal to the frame synchroniæation controlling circuit 25c. The frame synchronization signal detecting circuit 25b detects the 5 frame synchronlzation signal to supply a frame detection signal to the frame synchronization controlling circuit 25c. The frame synchronization controlling circuit 25c establishes frame synchronization of the demodulated signal with the bit synchronization clock signal by 10 using the bit synchronization signal, the pxeamble detection signal, and frame detection signal as known in the art.
When the frame synchronizatlon is established, the frame synchronization controlling circuit 25c drives 15 the frame countex 25d. The frame counter 25d starts to count the number of frames in each batch and supplies the frame synchronization controlling circuit 25c with a frame count signal which represents the number of each frame. When the frame number indicative of the frame 20 count signal corresponds to the specific frame number, the frame synchronization controlling circuit 25c generates the second operating signal having a leading edge coincident with a leading edge of the specific frame. The second operating signal is supplied to the 25 receiving section 11 through an operating signal output terminal 30.
Turning to Fig. 6, the radio signal has a plurality of batches B(l), B(2), and so forth as shown ` , - . . .
' ' . . ' . ~' ~
. ~:. ''. ', ~. ' ' ' , ~3~322;7 along a first or top row labelled (a). The second frame F(2) of each batch B (suffixes omitted) is assigned to the group to which the radio paging receiver belongs.
The second operating signal has a leading edge at the 5 leading edge of each of the frames F(2) of the respective batches as shown along a second row labelled (b). The second operating signal has a trailing edge coincident wlth a trailing edge of an idle signal as will be desGribed hereinafter. As a result, the 10 receiving section 11 is put into receiving operation during an operating time interval which is determined between the leading edge and the ~xailing edge of the second operating signal.
Each of the frames has a predetermilled length.
15 When the specific message signal indicates a specific message code which is longer than the predetermined length, the specific message signal is transmitted from the transmitting station to the radio paging receiver illustrated in Fig. 4 by using the second frame F~2) and 20 the third frame F(3). The specific message signal is followed by an idle signal indicative of the end of the message signal as shown in the first row labelled ~a).
Another call signal assigned to another radio paging receiver may be transmitted by the second frame F(2) in 25 the second batch B(2) as shown along the first row labelled (a). The okher call signal is followed by an idle signal.
: .
:`' , Turning back to Fig. 5, the frame synchronization controlling circuit 25c drives the call signal checking circuit 26 and the error correcting circuit 27 when the frame synchronization is 5 established. As a result, the call signal checking circuit 26 checks the speGific call signal o~ the second frame F(2) in the first batch B(l). The error correcting circuit 27 corrects the specific~call signal of the second frame F(2) in the first batch B(l) to ~;
10 produce a corrected call signal. When the specific call signal corresponds to the call number assigned to the paging receiver, the call signal checking circuit 26 produces a coincidence signal. The coincidence signal is supplied to the error correcting circuit 27. The 15 error correcting circuit 27 writes the corrected call signal as a specific call number to the message buffer storage 28. Similarly, the error cOrrecting circuit 27 corrects the specific message signal succeeding the specific call signal to produce a corrected message 20 signal and writes the corrected message signal as a specific message code in the message buffer storage 28 in relation to the specific call number. The coincidence signal is supplied as an interrupt signal from an interrupt terminal 29a to the CPU 13 through the 25 interface circuit 29~
The second operating signal is supplied to a delay circuit 25e to be given a predetermined delay (~t) of, for example, 10 msec. The delay circuit 25e - :
~' `'~ "'; `' "
' `~' ' ' :,.: ' - 13~3227 produces a delayed operating signal to supply the delayed operating signal to an OR gate 25~. The OR gate 25f produces the switching signal in response to the second operatin~ signal and the delayed operating signal 5 as shown along a third row labelled (c). The switching signal is supplied to the switching circuit 20 through a switching signal output terminal 31.
Again referring to Fig. ~ together with Figs. 5 and 6, the CPU 13 is connected to the first clock 10 generator 16 by the switching circuit 20 and is put into operation by the first clock signal. When the coincidence signal is supplied to the CPU 13, the CPU 13 is put into the interrupt mode as described above. The specific call number and the specific message code axe 15 supplied from the message buffer storage 28 to the CPU
13 through the interface circuit 29 and a data output terminal 29b.
The CPU 13 comprises a signal producing part 13a. When the signal producing part 13a receives the 20 specific message code, the signal producing part 13a produces the stand-by signal indicative of reception of the specific message code to supply the AND gate 22 with the stand-by signal as shown in a fourth row ]abelled (d). Otherwise, the inverted operating signal is 25 supplied to the AND gate 21. The AND gate 21 produces the driving signal. The driving signal has a leading edge coincident with the leading edge of the inverted operating signal and a trailing edge coincident with the ; . `
', :~: :
~3~3227 trailing edge of the stand~by signal as shown in a fifth row labelled (e).
The CPU 13 carries out an interrupt processing similar to the interrupt processing shown in Fig. 3 when 5 supplied with the coincidence signal. When the CPU 13 detects the idle signal, the CPU 13 produces the control signal. The control siqnal is supplied from the CPU 13 to the frame synchronization controlling circuit 25c through a control si~nal input terminal 29c and the 10 interface circult 29. The frame synchronization controlling circuit 25c stops supply of the second operating signal in response to the control signal. As a result, the receiving section 11 stops a receiving operation. The OR gate 25f stops delivery of the 15 switching signal when the predetermined delay (~t) lapses from stop of receiving operation.
The second clock generator 17 is driven in response to the leading edge of the driving signal and generates the second clock signal. The swi-tching 20 circuit 20 connects the second clock generator 17 with the CPU 13 in response to the trailing edge of the switching signal a~ter the predetermined delay (~t). As a result, the CPU 13 is put in the main processing mode from the interrupt mode.
The CPU 13 is put into operation at a rapid speed by the second clock signal in the main processing mode. The CPU 13 carries out a main processing similar to the main processing shown in Fig. 3. When the CPU 13 :, ~
..
-: :
~31322~
ends the main processing, the signal producing part 13a stops supply of the stand-by signal. The second clock generator 17 stops generation of the second clock signal.
As described above, the CPU 13 is put into operation by the first clock signal in the interrupt mode and is put into operation by the second clock signal in the main processing mode.
Continuously referring to Figs. 4 to 6, the 10 decoder section 12 supplies the receiving section 11 with the second operating signal of which a leading edge is coincident with the leading edge~ of the second frame F~2) in the second batch B(2) as shown in the first row labelled (a). The receiving section 11 is put into 15 operation. The decoder section 12 supplies the switching circuit 20 with the switching signal having a leading edge coincident with the leading edge of the second operating signal. The switching circuit 20 connects the CPU 13 with the first clock generator 16 in ?.0 response to the leading edge o the switching signal.
The CPU 13 is put into operation by the first clock signal.
In case where another call signal which is assigned to another radio paging receiver is transmitted 25 in the second frame F(2) of the second batch ~(2), the call signal checking circuit 26 judges that the other call signal does not correspond to the specific call signal. The call signal checking circuit 26 produces a ,: ' :
~ 3~3%~7 discrepancy signal to supply the frame synchronization controlling circuit 25c with the discrepancy slgnal.
When supplied with the discrepancy signal, the frame synchronization controlling circuit 25c continues 5 delivery of the second operating signal during the interval of the second frame F(2) as shown in the second row labelled (b). The frame synchxonization controlling circuit 25c stops supply of the second operating signal as shown in the second row labelled (b) after -the 10 interval of the second frame F(2) lapses.
When the predetermined delay (~t) lapses after stop of the second operating signal, the delayed operating signal is stopped as described above. As a result, supply of the switching signal is stopped. The 15 switching circuit 20 connects the CPU 13 with the second generator 17 in response to the trailing edge of the switching signal. In this event, ~he signal producing part 13a does not produce the stand-by signal because the signal producing part 13a does not receive the 20 speciic call signal. Therefore, the second clock generator 17 does not generate the second clock signal so that the second clock signal is not supplied to the CPU 13.
Referring now to Fig. 7, description will be 25 directed to a radio paging receiver according to a second embodiment of this invention. In the second embodiment, the second clock generator 17 and clock switching circuit 20 is controlled by the CPU software.
. ..
~3~32%~
The radio paging receiver comprises similar parts which are designated by like reference numerals and are operable with likewise named and denoted signals.
As in the conventional radio paging receiver and 5 in the radio paging receiver illustrated with reference to Fig. 4, the second decoder section 12 is put into operation by the first clock signal. The decoder section 12 intermittently supplies the second operating signal to the receiving section 11 and the CPU 13.
The receiving section 11 is put into receiving operation by the second operating signal and supplies the decoder section 12 with the demodulated signal. The decoder section 12 is responsive to the demodulated signal and distinguishes the specific call signal from 15 the plurality of call signals to supply the CPU 13 with the coincident signal.
Referring to Figs. 8 and 9 together with Fig. 7 the CPU 13 is connected to the first clock generator 16 through the switching circuit 20. The CPU 13 is put 20 into operation by the first clock signal. The decoder section 12 supplies the CPU 13 with the second operating signal as shown in Fig. 9 along a first or top row labelled (a~ after the establishment oE synchronization.
The CPU 13 is put into the interrupt mode when supplied 25 with the c~incident signal.
After put into the interrupt mode, the CPU 13 detects whether the specific message signal M is supplied from the decoder section 12 or not as shown at ~3~3227 a first step SSl by a mere notation of M. When the CPU
13 does not detect supply of the specific message signal, the first step SSl is again executed. When the CPU 13 detects supply of the specific message signal, S the first step SSl proceeds to a second step SS2 at which operation is carried out to detect whether the second opera~in~ signal OP is supplied from the decoder section 12 or not as indicated merely by OP. When the CPU 13 detects supply of the second operating signal OP, 10 the second step SS2 is repeatedly executed.
When the CPU 13 does not detect the second operatin~ signal, namely, the receiving section 11 is not put into receiving operation, the second step SS2 is followed by a third step SS3 at which operation is 15 carried out to produce the stand-by signal ST as a driving signal as indicated merely by S~. The stand-by signal has a leading edge coincident with the trailing edge of the second operating signal as shown in a second row labelled (b). The second clock generator 17 20 produces the second clock signal in response to a leading edge of the stand-by signal.
The third step SS3 proceeds to a fourth step SS4 at which operation is carried to detect whether or not the predetermined delay (~t) lapses as indicated merely 25 by at after stop of the second operating signal. When the predetermined delay (~t) does not lapse, the fourth step SS4 is again executed. When the predetermined delay (At) lapses, the fourth step SS4 proceeds to a fifth step SS5 at which operation is carried out to produce the switching signal SW as shown in a third row labelled (c). The switching circuit 20 connects the second clock ~enerator 17 with the CPU 13 in response to 5 the leading edge of the switching signal. As a result, the second clock signal is supplied to the CPU 13 as shown in a fourth row labelled (d). When the CPU 13 supplies the switching circuit 20 with the switching signal, the CPU 13 is put into the main processing mode.
10 The CPU 13 processes the specific message code into the processed message code at a rapid processing speed.
The fifth step SS5 is followed by a sixth step SS6 at which operation is carried out to judge whether the main processing ends or not as indicated merely by 15 MP. When the main processing does not end, the sixth step is repeatedly executed. When the main processing ends, the CPU 13 stops supply of the switching signal SW
and the stand-by signal ST as shown in the second and third rows labelled (b) and (c) r respectively, in a 20 seventh step SS7. The second clock generator 17 stops generation of the second clock signal in response to the trailing edge of the stand-by signal. The switching circuit 20 connects the CPU 13 with the first clock generator 16 in response to the trailing edge of the 25 switching signal. The first clock signal is supplied to the CPU 13 as shown in the fourth row labelled ~d~.
Operation returns back to the first step SSl.
.~
` ` `
. - .
' ` ',
AN IMPROVED SIGNAL TO NOISE RATIO
Background of the Invention:
This invention relates to a radio communication . apparatus for selectively receiving a call signal and an additional or rnessage signal succeeding the call signal.
5 The radio communication apparatus may be a radio paging receiver, a transceiver, or the like although description will be mainly directed to the radio paging receiver.
A radio paging receiver of the type described 10 comprises a receiving section for receiving a plurality of call signals and a plurality of message signals succeeding the call signals, respectively, as received signals. The received signals are supplied to a decoder section to be decoded. More specifically, the decoder 15 section is for distinguishing a specific one of the call signals from other call signals that is specific to the paging receiver. When the specific call signal is distinguished from otheF call signals/ the decoder : , ~313227 section receives a message signal succeeding the specific call signal. The message signal is supplied to a central processing unit (CPU) to be processed and to be stored in an RAM and displayed.
In a conventional paging receiver, the receiving section is intermittently put into operation for saving an electrlc power supplied to the paging r,eceiver. The decoder section and the CPU are operated by clock signals different from each other. The decoder section lO operates in accordance with a first clock signal having a first frequency. The CPU operates in accordance with a second clock signal which has a second requency which is higher than the first frequency. The first and second clock signals are supplied to the decoder sectlon 15 and the CPU from a clock generating section which serves as an operating section.
When the receiving section is put into operation, the CPU operates in accordance with the second high speed clock signal. As a result, the 20 receiving section has a signal to noise ratio which is ~ influenced by noise caused by the second clock signal.
- Namely, it is difficult to maintain a satisfactory signal to noise ratio in the conventional radio paging receiver.
Summary of the Invention:
It is therefore an object of this invention to provide a radio communication apparatus which is capable of improving signal to noise ratio.
1313%~7 Other objects of this invention will become clear as the description proceeds.
A radio communication receiver to which this invention i5 applicable comprises receiving means 5 intermittently put into operation for receiving a plurality of call signals and a plurality of additional signals succeeding the call signals, respectively, distinguishing means connected to the receiving means for distinguishing a specific one of the call signals 10 specific to the apparatus to receive an additional signal succeeding the specific call signal, processing means connected to the distinguishing means for processing the specific additional signal into a processed additional signal, and operating means for 15 operating the distinguishing means and the processing means. According to this invention, the operating means comprises first clock generating means for generating a first clock signal having a first frequency, second clock generating means for generating a second clock 20 signal having a second frequency higher than the first frequency, first supplying means for supplying the distin~ui.shing means with the first clock signal to operate the distinguishing means, and second supplying means for supplying the processing means with the first 25 clock signal and stopping generation of the second clock signal when the receiving means operates and for supplying the processing means with the second clock .
,, :; .
.. - . . . .. . .
.. ,~ .. ~
- . , ~ ,~ .
.. . .. .
- : .. - . ~.. :: .
: : :
signal to operate the processing means when the receiving means does not operate.
Brief Description of the Drawing:
.
Fig. 1 is a block diagram of a conventional 5 radio paging receiver;
Fig~ 2 is a CCIR RPC No. 1 (POCSAG) signal format of a reception signal received by a receiving section shown in Fig. l;
Fig. 3 i5 a flow chart for describing operation 10 of a central processing unit used in the radio paging receiver shown in Fig. l;
Fig. 4 is a block diagram of a radio paging receiver according to a first embodiment of this invention;
Fig. 5 is a block diagram of a decodar used in the radio paging receiver shown in Fig. 3 Fig. 6 is a time chart for use in describing operation of the radio paging receiver shown in Fig~ 3;
Fig. 7 is a block diagram of a radio paging 20 receiver according to a second embodiment of this invention;
Fig. 8 is a flow chart for describing operation of a central processing unit used in the radio paging receiver shown in Fig. 7; and Fig. 9 is a time chart for describing operation of the radio paging receiver shown in Fig. 7.
~3~3227 Description of the Preferred Embodiments:
Referring to Fig. 1, description will be made as regards a conventional radio paging receiver ~or a better understanding of this invention. The illustrated 5 radio paging receiver is for receiving a specific one of a plurality of call signals that is specific to the radio paging receiver. The plurality of call signals (address codewords) are indicative of a plurality of call numbers ~radio identification code: RIC), 10 respectively. Each of the call signals may be succeeded by a message signal indicative o~ a message. The call signals and the message signals are transmitted as a radio signal from a transmitting station (not shown).
Turning to Fig. 2, the CCIR Radio Paging code 15 No. 1 (POCSAG code) radio signal comprises a preamble signal P and a first batch B(l), a second batch B(2), and other batches succeeding the preamble signal P.
Each batch, represented by B, of the radio signal comprises a rame synchronization signal SC and a 20 plurality of frames F, such as first through eighth frames F(l) to F(8) following the frame synchronization signal SC. The call signal may be succeeded by a message signal. The frame synchronization signal SC
serves to establish frame synchronization of the call 25 signal. Each of the frame synchronization signal SC, the call signal, and the message signal consists of BCH
codes.
1, ., . ... : :- :-: , -..
.. ' ;; '' ,~ . . ..
. .. .
:,. , . : :
13~32~7 By the way, a plurality of radio paging receivers have call numbers different from each other, respectively, and may be grouped into eight groups.
Each of the groups is assigned to one frame of each 5 batch s.
Turning back to Fig. 1, the radio paging receiver comprises a receiving section 11, a decoder section 12, and a central processing unit (CPU) 13, and an external RAM 14. The CPU 13 is implemented by a 10 one-chip central processing unit which may be JUPD75308G
manufactured and sold by NEC Corporation in Tokyo. The radio paging receiver is activated by a battery (not shown) when a receiver switch 15 is put into the on state. A first clock generator 16 supplies the decoder 15 section 12 with a first clock signaI having a first frequency of, for example, 32.768 kHz. The decoder section 12 is put into operable condition by the irst clock signal.
Otherwise, a second clock generator 17 supplies 20 the CPU 13 with a second clock signal having a second frequency which is higher than the first frequency. The second frequency may be 4 MHz. The CPU 13 is put into operable condition by the second clock signal~ Each of ; the first and the second clock generators 16 and 17 is 25 depicted as a quartz oscillator~
The decoder section 12 operates in accordance with the first clock signal to supply the receiving section 11 with a first operating signal at a ~3~32~7 predetermined interval. The receiving section 11 is intermittently put into receiving operation by the first operating signal. The receiving section 11 intermittently receives the radio signal and demodulates 5 the radio signal into a demodulated signal to supply the demodulated signal to the decoder section 12. The decoder section 12 establishes synchronization with the demodulated signal in accordance with the frame synchronization signal SC to receive a specific frame 10 assigned to the radio paging receiver. When the synchronization is established, the decoder section 12 supplies the receiving section 11 with a second operating signal having a leading edge coincident with a leading edge of the specific frame.
After establishment of the synchronization, the decoder section 12 distinguishes the specific call signal from the plurality of call signals. When the specific call signal corresponds to the call number assigned to the radio paging receiver, the decoder 2~ section 12 produces a coincidence signal as an interrupt signal to supply the CPU 13 with the coincidence signal~
Thereafter, the decoder section 12 supplies the specific call signal and a specific message signal succeeding the speciic call signal to the CPU 13.
Refèrring to Fig. 3 together with Fig. 1~ the ; CPU 13 is put into an interrupt mode when supplied with the coincidence signal. The CPU 13 detects whether the specific call signal or the specific message signal is .. . . .
.
.
. .~ . ~ , , .. ' :
: . ' .
.; ..
~3~32~7 supplied to the CPV 13 as shown at a first step Sl by C
or M. When the CPU 13 detects supply of the specific call slgnal as indicated along a line labelled C, the first step Sl proceeds to a second step S2 at which 5 operation is carried out to reset an internal buffer (not shown) of the CPU 13 and to store a specific call number indicative of the specific call signal in ~he internal buffer. When the CPU 13 detects supply of the specific message signal as depicted along a line 10 labelled M, the first step Sl proceeds to a third step S3 at which operation is carried out to detect whether the specific message signal or an idle signal is supplied to the CPU 13 as depicted by M or I. The idle signal is indicative of the end of the specific call 15 signal or the specific message signal. When the CPU 13 - detects the specific message signal, the message signal is stored as a specific message code in relatlon to the specific call number in the internal buffer as shown at a fourth step S4. When the CPU 13 detects the idle 20 signal, the CPU 13 produces a control signal to suppl~v the decoder section 12 with the control signal and is put in a main processing mode from the interrupt mode as shown at a fifth step S5.
The decoder section 12 stops supply of the 25 second operating signal in response to the control signal. As a result, the receiving section 11 stops a receiving operation.
" ~3~32~
In the main processing mode, the CPU 13 reads out the call number and the message code stored in the internal buffer as shown at a sixth step S6. The sixth step S6 proceeds to a seventh step S7 at which operation 5 is carried out to process the message code into a processed message code for display of the processed messa~e code on a display unit 18. The seventh step S7 ; proceeds to an eighth step S8 at which operation is carried out to store the processed message code in the 10 external RAM 14. Thereafter, the CPU 13 sends a tone signal to a loudspeaker 19 to make the loudspeaker 19 generate a call tone indicative o~ a call for the paging receiver under consideration and displays the processed message code as a message on the display unit 18 as 15 shown at a ninth step S9. The CPU 13 stops sending of the tone signal and erases the message from the display unit 18 by putting a reset switch (not shown) into on state.
As described above, the CPU 13 processes at high 20 speed in accordance with the second clock signal the message signal into the processed message signal which is the processed message code. ~amely, the CPU 13 is put into operation at a rapid processing speed by the second clock signal when the receiving section 11 is put 25 into operation. The second clock signal inevitably serves as a noise signal in the receiving section 11.
As a result, the receiving section 11 is influenced by the noise signal so that its signal to noise ratio ~, '' ',~ ,. ~
.
~3227 drops. Namely, it is difficult to maintain a sa~isfactory signal to noise ratio at the receiving section 11.
Referring to Fig. 4, description will proceea to 5 a radio paging receiver according to a first embodiment of this invention. The radio paging receiver comprises similar parts which are designated by like reference numerals and are operable with li~ewise named and - denoted signals~
As described above, the receiving section 11 is intermittently put into receiving operation by the first operating signal which is supplied from the decoder section 12. The receiving section ]1 intermittently demodulates the radio signal into the demodulated signal 15 to supply the demodulated signal to the decoder section 12 through a signal line depicted upwardly between the receiving section 11 and the decoder section 12. When the decoder section 12 establishes synchronization of the demodulAted signal, the decoder section 12 supplies 20 the receiving section 11 with the second operating signal through a signal line which is depicted downwardly between the receiving section 11 and the decoder section 12 and through which the first operating signal is delivered to the receiving section 11. I'he 25 receiving section 11 is intermittently put into receiving operation by the second operating signal.
In Fig. 4, the paging receiver further comprises a switching circuit 20, an inverter 21, and an AND gate ~313227 22. The switching circuit 20 is connected to the first and the second clock generators 16 and 17. The inverter 21 produces an inverted operating signal in response to the second operating signal~
The first clock generator 16 supplies the decoder section 12 with the first clock signal through a first supplying line 16a. The switching circuit 20 is connected to the CPU 13 through a second supplying line 20a. The switching circuit 20 selectively connects the 10 CPU 13 to the first and the second clock generators 16 and 17 by a switching signal which is supplied from the decoder section 12. The CPU 13 supplies the AND gate 22 ; with a stand~by signal indicative of reception of the specific message signal. The AND gate 22 supplies the 15 second clock generator 17 with a driving signal when the second inverted operating signal and the stand-by signal is supplied. The second clock generator 17 generates the second clock signal in response to the driving ;
signal.
Referring to Fig. 5 together with Fig. 4, the decoder section 12 is put into operation by the first clock signal which is supplied from the first clock generator 16 when the receiver switch 15 is put into the on state. The decoder section 12 intermittently 25 produces the first operating signal to supply the receivin~ section 11 with the first operating signalO
The receiving section 11 is intermittently put into receiving operation by the first operating signal.
-. ' ' 131322~
The decoder section 12 has a data input terminal 23 and accepts the demodulated signal from the receiving section 11 through the data input terminal 23. The decoder section 12 comprises a bit synchronization 5 circuit 24, a rame synchronization circuit 25, a call signal checking circuit 26, an error correcting circuit 27, a message buffer storage 28, and an interface circuit 29. The demodulated signal is supplied to the bit s~nchroni~ation circuit 2~, the frame 10 synchroni%ation circuit 25, the call signal checking circuit 26, and the error correcting circuit 27. The bit synchronization circuit 24 establishes bit synchronization of the demodulated signal with a bit synchroni2ation clock signal which is produced in the 15 decoder 12 based on the first clock signal. The bit synchronization circuit 24 supplies the frame synchronization circuit 25 with a bit synchronization signal.
The frame synchronization circuit 25 comprises a 20 preamble signal detection circuit 25a, a frame - synchronization signal detecting circuit 25b, a fxame synchronization controlling circuit 25c, and a frame : counter 25d. The frame synchrorlization controlling circuit 25c has a specific frame number of a ~rame in 25 which the specific call signal is transmitted. The first operating signal is supplied from the frame : synchronization controlling circuit 25c to the receiving sectlon ]1. The preamble signa1 detection circuit 25a ' ' .
~3~3227 detects the preamble signal of the demodulated signal to supply a preamble detection signal to the frame synchroniæation controlling circuit 25c. The frame synchronization signal detecting circuit 25b detects the 5 frame synchronlzation signal to supply a frame detection signal to the frame synchronization controlling circuit 25c. The frame synchronization controlling circuit 25c establishes frame synchronization of the demodulated signal with the bit synchronization clock signal by 10 using the bit synchronization signal, the pxeamble detection signal, and frame detection signal as known in the art.
When the frame synchronizatlon is established, the frame synchronization controlling circuit 25c drives 15 the frame countex 25d. The frame counter 25d starts to count the number of frames in each batch and supplies the frame synchronization controlling circuit 25c with a frame count signal which represents the number of each frame. When the frame number indicative of the frame 20 count signal corresponds to the specific frame number, the frame synchronization controlling circuit 25c generates the second operating signal having a leading edge coincident with a leading edge of the specific frame. The second operating signal is supplied to the 25 receiving section 11 through an operating signal output terminal 30.
Turning to Fig. 6, the radio signal has a plurality of batches B(l), B(2), and so forth as shown ` , - . . .
' ' . . ' . ~' ~
. ~:. ''. ', ~. ' ' ' , ~3~322;7 along a first or top row labelled (a). The second frame F(2) of each batch B (suffixes omitted) is assigned to the group to which the radio paging receiver belongs.
The second operating signal has a leading edge at the 5 leading edge of each of the frames F(2) of the respective batches as shown along a second row labelled (b). The second operating signal has a trailing edge coincident wlth a trailing edge of an idle signal as will be desGribed hereinafter. As a result, the 10 receiving section 11 is put into receiving operation during an operating time interval which is determined between the leading edge and the ~xailing edge of the second operating signal.
Each of the frames has a predetermilled length.
15 When the specific message signal indicates a specific message code which is longer than the predetermined length, the specific message signal is transmitted from the transmitting station to the radio paging receiver illustrated in Fig. 4 by using the second frame F~2) and 20 the third frame F(3). The specific message signal is followed by an idle signal indicative of the end of the message signal as shown in the first row labelled ~a).
Another call signal assigned to another radio paging receiver may be transmitted by the second frame F(2) in 25 the second batch B(2) as shown along the first row labelled (a). The okher call signal is followed by an idle signal.
: .
:`' , Turning back to Fig. 5, the frame synchronization controlling circuit 25c drives the call signal checking circuit 26 and the error correcting circuit 27 when the frame synchronization is 5 established. As a result, the call signal checking circuit 26 checks the speGific call signal o~ the second frame F(2) in the first batch B(l). The error correcting circuit 27 corrects the specific~call signal of the second frame F(2) in the first batch B(l) to ~;
10 produce a corrected call signal. When the specific call signal corresponds to the call number assigned to the paging receiver, the call signal checking circuit 26 produces a coincidence signal. The coincidence signal is supplied to the error correcting circuit 27. The 15 error correcting circuit 27 writes the corrected call signal as a specific call number to the message buffer storage 28. Similarly, the error cOrrecting circuit 27 corrects the specific message signal succeeding the specific call signal to produce a corrected message 20 signal and writes the corrected message signal as a specific message code in the message buffer storage 28 in relation to the specific call number. The coincidence signal is supplied as an interrupt signal from an interrupt terminal 29a to the CPU 13 through the 25 interface circuit 29~
The second operating signal is supplied to a delay circuit 25e to be given a predetermined delay (~t) of, for example, 10 msec. The delay circuit 25e - :
~' `'~ "'; `' "
' `~' ' ' :,.: ' - 13~3227 produces a delayed operating signal to supply the delayed operating signal to an OR gate 25~. The OR gate 25f produces the switching signal in response to the second operatin~ signal and the delayed operating signal 5 as shown along a third row labelled (c). The switching signal is supplied to the switching circuit 20 through a switching signal output terminal 31.
Again referring to Fig. ~ together with Figs. 5 and 6, the CPU 13 is connected to the first clock 10 generator 16 by the switching circuit 20 and is put into operation by the first clock signal. When the coincidence signal is supplied to the CPU 13, the CPU 13 is put into the interrupt mode as described above. The specific call number and the specific message code axe 15 supplied from the message buffer storage 28 to the CPU
13 through the interface circuit 29 and a data output terminal 29b.
The CPU 13 comprises a signal producing part 13a. When the signal producing part 13a receives the 20 specific message code, the signal producing part 13a produces the stand-by signal indicative of reception of the specific message code to supply the AND gate 22 with the stand-by signal as shown in a fourth row ]abelled (d). Otherwise, the inverted operating signal is 25 supplied to the AND gate 21. The AND gate 21 produces the driving signal. The driving signal has a leading edge coincident with the leading edge of the inverted operating signal and a trailing edge coincident with the ; . `
', :~: :
~3~3227 trailing edge of the stand~by signal as shown in a fifth row labelled (e).
The CPU 13 carries out an interrupt processing similar to the interrupt processing shown in Fig. 3 when 5 supplied with the coincidence signal. When the CPU 13 detects the idle signal, the CPU 13 produces the control signal. The control siqnal is supplied from the CPU 13 to the frame synchronization controlling circuit 25c through a control si~nal input terminal 29c and the 10 interface circult 29. The frame synchronization controlling circuit 25c stops supply of the second operating signal in response to the control signal. As a result, the receiving section 11 stops a receiving operation. The OR gate 25f stops delivery of the 15 switching signal when the predetermined delay (~t) lapses from stop of receiving operation.
The second clock generator 17 is driven in response to the leading edge of the driving signal and generates the second clock signal. The swi-tching 20 circuit 20 connects the second clock generator 17 with the CPU 13 in response to the trailing edge of the switching signal a~ter the predetermined delay (~t). As a result, the CPU 13 is put in the main processing mode from the interrupt mode.
The CPU 13 is put into operation at a rapid speed by the second clock signal in the main processing mode. The CPU 13 carries out a main processing similar to the main processing shown in Fig. 3. When the CPU 13 :, ~
..
-: :
~31322~
ends the main processing, the signal producing part 13a stops supply of the stand-by signal. The second clock generator 17 stops generation of the second clock signal.
As described above, the CPU 13 is put into operation by the first clock signal in the interrupt mode and is put into operation by the second clock signal in the main processing mode.
Continuously referring to Figs. 4 to 6, the 10 decoder section 12 supplies the receiving section 11 with the second operating signal of which a leading edge is coincident with the leading edge~ of the second frame F~2) in the second batch B(2) as shown in the first row labelled (a). The receiving section 11 is put into 15 operation. The decoder section 12 supplies the switching circuit 20 with the switching signal having a leading edge coincident with the leading edge of the second operating signal. The switching circuit 20 connects the CPU 13 with the first clock generator 16 in ?.0 response to the leading edge o the switching signal.
The CPU 13 is put into operation by the first clock signal.
In case where another call signal which is assigned to another radio paging receiver is transmitted 25 in the second frame F(2) of the second batch ~(2), the call signal checking circuit 26 judges that the other call signal does not correspond to the specific call signal. The call signal checking circuit 26 produces a ,: ' :
~ 3~3%~7 discrepancy signal to supply the frame synchronization controlling circuit 25c with the discrepancy slgnal.
When supplied with the discrepancy signal, the frame synchronization controlling circuit 25c continues 5 delivery of the second operating signal during the interval of the second frame F(2) as shown in the second row labelled (b). The frame synchxonization controlling circuit 25c stops supply of the second operating signal as shown in the second row labelled (b) after -the 10 interval of the second frame F(2) lapses.
When the predetermined delay (~t) lapses after stop of the second operating signal, the delayed operating signal is stopped as described above. As a result, supply of the switching signal is stopped. The 15 switching circuit 20 connects the CPU 13 with the second generator 17 in response to the trailing edge of the switching signal. In this event, ~he signal producing part 13a does not produce the stand-by signal because the signal producing part 13a does not receive the 20 speciic call signal. Therefore, the second clock generator 17 does not generate the second clock signal so that the second clock signal is not supplied to the CPU 13.
Referring now to Fig. 7, description will be 25 directed to a radio paging receiver according to a second embodiment of this invention. In the second embodiment, the second clock generator 17 and clock switching circuit 20 is controlled by the CPU software.
. ..
~3~32%~
The radio paging receiver comprises similar parts which are designated by like reference numerals and are operable with likewise named and denoted signals.
As in the conventional radio paging receiver and 5 in the radio paging receiver illustrated with reference to Fig. 4, the second decoder section 12 is put into operation by the first clock signal. The decoder section 12 intermittently supplies the second operating signal to the receiving section 11 and the CPU 13.
The receiving section 11 is put into receiving operation by the second operating signal and supplies the decoder section 12 with the demodulated signal. The decoder section 12 is responsive to the demodulated signal and distinguishes the specific call signal from 15 the plurality of call signals to supply the CPU 13 with the coincident signal.
Referring to Figs. 8 and 9 together with Fig. 7 the CPU 13 is connected to the first clock generator 16 through the switching circuit 20. The CPU 13 is put 20 into operation by the first clock signal. The decoder section 12 supplies the CPU 13 with the second operating signal as shown in Fig. 9 along a first or top row labelled (a~ after the establishment oE synchronization.
The CPU 13 is put into the interrupt mode when supplied 25 with the c~incident signal.
After put into the interrupt mode, the CPU 13 detects whether the specific message signal M is supplied from the decoder section 12 or not as shown at ~3~3227 a first step SSl by a mere notation of M. When the CPU
13 does not detect supply of the specific message signal, the first step SSl is again executed. When the CPU 13 detects supply of the specific message signal, S the first step SSl proceeds to a second step SS2 at which operation is carried out to detect whether the second opera~in~ signal OP is supplied from the decoder section 12 or not as indicated merely by OP. When the CPU 13 detects supply of the second operating signal OP, 10 the second step SS2 is repeatedly executed.
When the CPU 13 does not detect the second operatin~ signal, namely, the receiving section 11 is not put into receiving operation, the second step SS2 is followed by a third step SS3 at which operation is 15 carried out to produce the stand-by signal ST as a driving signal as indicated merely by S~. The stand-by signal has a leading edge coincident with the trailing edge of the second operating signal as shown in a second row labelled (b). The second clock generator 17 20 produces the second clock signal in response to a leading edge of the stand-by signal.
The third step SS3 proceeds to a fourth step SS4 at which operation is carried to detect whether or not the predetermined delay (~t) lapses as indicated merely 25 by at after stop of the second operating signal. When the predetermined delay (~t) does not lapse, the fourth step SS4 is again executed. When the predetermined delay (At) lapses, the fourth step SS4 proceeds to a fifth step SS5 at which operation is carried out to produce the switching signal SW as shown in a third row labelled (c). The switching circuit 20 connects the second clock ~enerator 17 with the CPU 13 in response to 5 the leading edge of the switching signal. As a result, the second clock signal is supplied to the CPU 13 as shown in a fourth row labelled (d). When the CPU 13 supplies the switching circuit 20 with the switching signal, the CPU 13 is put into the main processing mode.
10 The CPU 13 processes the specific message code into the processed message code at a rapid processing speed.
The fifth step SS5 is followed by a sixth step SS6 at which operation is carried out to judge whether the main processing ends or not as indicated merely by 15 MP. When the main processing does not end, the sixth step is repeatedly executed. When the main processing ends, the CPU 13 stops supply of the switching signal SW
and the stand-by signal ST as shown in the second and third rows labelled (b) and (c) r respectively, in a 20 seventh step SS7. The second clock generator 17 stops generation of the second clock signal in response to the trailing edge of the stand-by signal. The switching circuit 20 connects the CPU 13 with the first clock generator 16 in response to the trailing edge of the 25 switching signal. The first clock signal is supplied to the CPU 13 as shown in the fourth row labelled ~d~.
Operation returns back to the first step SSl.
.~
` ` `
. - .
' ` ',
Claims (3)
1. In a radio communication apparatus comprising receiving means intermittently put into operation for receiving a plurality of call signals and a plurality of additional signals succeeding said call signals, respectively, distinguishing means connected to said receiving means for distinguishing a specific one of said call signals specific to said apparatus to receive a specific additional signal succeeding said specific call signal among said plurality of additional signals, processing means connected to said distinguishing means for processing said specific additional signal into a processed additional signal, and operating means for operating said distinguishing means and said processing means, the improvement wherein said operating means comprises:
first clock generating means for generating a first clock signal having a first frequency;
second clock generating means for generating a second clock signal having a second frequency higher than said first frequency;
first supplying means for supplying said distinguishing means with said first clock signal to operate said distinguishing means; and second supplying means for supplying said processing means with either said first clock signal or (Claim 1 continued) said second clock signal and for suppressing said second clock signal at least when said receiving means operates.
first clock generating means for generating a first clock signal having a first frequency;
second clock generating means for generating a second clock signal having a second frequency higher than said first frequency;
first supplying means for supplying said distinguishing means with said first clock signal to operate said distinguishing means; and second supplying means for supplying said processing means with either said first clock signal or (Claim 1 continued) said second clock signal and for suppressing said second clock signal at least when said receiving means operates.
2. A radio communication apparatus as claimed in Claim 1, said apparatus comprising operating signal producing means for intermittently producing an operating signal for use in putting said receiving means into operation, wherein:
said apparatus further comprises:
delaying means for delaying said operating signal with a predetermined time duration to produce a delayed operating signal;
switching signal producing means for producing a switching signal in response to said operating signal and said delayed operating signal; and stand-by signal producing means connected to said distinguishing means for producing a stand-by signal indicative of reception of said specific additional signal when said distinguishing means distinguishes said specific one of said call signals;
said second supplying means comprising:
driving means responsive to said operating signal and said stand-by signal for driving said second clock generating means; and switching means responsive to said switching signal for connecting said second clock generating means to said processing means.
said apparatus further comprises:
delaying means for delaying said operating signal with a predetermined time duration to produce a delayed operating signal;
switching signal producing means for producing a switching signal in response to said operating signal and said delayed operating signal; and stand-by signal producing means connected to said distinguishing means for producing a stand-by signal indicative of reception of said specific additional signal when said distinguishing means distinguishes said specific one of said call signals;
said second supplying means comprising:
driving means responsive to said operating signal and said stand-by signal for driving said second clock generating means; and switching means responsive to said switching signal for connecting said second clock generating means to said processing means.
3. A radio communication apparatus as claimed in Claim 1, said apparatus comprising operating signal producing means for intermittently producing an operating signal for use in putting said receiving means into operation, wherein:
said apparatus further comprises:
driving signal producing means for producing a driving signal for use in driving said second clock generating means when said operating signal producing means stops producing said operating signal; and switching signal producing means responsive to said operating signal for producing a switching signal after a predetermined time duration;
said second supplying means comprises:
switching means responsive to said switching signal for connecting said second clock generating means to said processing means.
said apparatus further comprises:
driving signal producing means for producing a driving signal for use in driving said second clock generating means when said operating signal producing means stops producing said operating signal; and switching signal producing means responsive to said operating signal for producing a switching signal after a predetermined time duration;
said second supplying means comprises:
switching means responsive to said switching signal for connecting said second clock generating means to said processing means.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63175213A JPH0744477B2 (en) | 1988-07-15 | 1988-07-15 | Small digital radio receiver |
| JP175213/1988 | 1988-07-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1313227C true CA1313227C (en) | 1993-01-26 |
Family
ID=15992274
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000605663A Expired - Fee Related CA1313227C (en) | 1988-07-15 | 1989-07-14 | Radio communication apparatus having an improved signal to noise ratio |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US5142699A (en) |
| EP (1) | EP0351230B1 (en) |
| JP (1) | JPH0744477B2 (en) |
| KR (1) | KR920009400B1 (en) |
| AU (1) | AU631556B2 (en) |
| CA (1) | CA1313227C (en) |
| DE (1) | DE68919002T2 (en) |
| HK (1) | HK84797A (en) |
Families Citing this family (49)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CH680343A5 (en) * | 1990-06-28 | 1992-08-14 | Erika Koechler | |
| JP2864743B2 (en) * | 1990-12-20 | 1999-03-08 | 日本電気株式会社 | Radio selective calling system and receiver used for it |
| JP2712868B2 (en) * | 1991-03-30 | 1998-02-16 | 日本電気株式会社 | Selective call receiver |
| GB9109301D0 (en) * | 1991-04-30 | 1991-06-19 | Motorola Israel Ltd | Electronic equipment |
| AU642097B2 (en) * | 1991-11-01 | 1993-10-07 | Keith Robert Hockley | Remote control pager system |
| EP0553862B1 (en) * | 1992-01-31 | 2001-11-21 | Canon Kabushiki Kaisha | Portable electronic device having a radio transmit-receive unit and a computer unit |
| JPH0678008A (en) * | 1992-08-24 | 1994-03-18 | Uniden Corp | Code receiver |
| FI95980C (en) * | 1992-09-04 | 1996-04-10 | Nokia Mobile Phones Ltd | Method and switchgear for accurate measurement of time with an inaccurate clock |
| AU669566B2 (en) * | 1992-10-12 | 1996-06-13 | Nec Corporation | Selectively called radio receiver in which bit rate detection is controlled with a predetermined range |
| FR2699027B1 (en) * | 1992-12-04 | 1995-02-10 | Info Telecom | Method for processing information within a receiver, in particular paging, and corresponding receiver. |
| US5471663A (en) * | 1993-07-01 | 1995-11-28 | Motorola, Inc. | Expanded microcomputer system for controlling radio frequency interference |
| JP2737628B2 (en) * | 1993-12-28 | 1998-04-08 | 日本電気株式会社 | Portable information system |
| US5630224A (en) * | 1994-12-29 | 1997-05-13 | Motorola, Inc. | Method and apparatus for avoiding desensitization of a radio frequency receiver |
| US5765113A (en) * | 1994-12-29 | 1998-06-09 | Russo; David William | Method and apparatus for avoiding desensitization of a radio frequency receiver |
| GB2297883B (en) * | 1995-02-07 | 1999-08-11 | Nokia Mobile Phones Ltd | Radio telephone |
| GB2297884B (en) * | 1995-02-07 | 1999-05-26 | Nokia Mobile Phones Ltd | Radio telephone |
| GB2297854B (en) * | 1995-02-07 | 1999-04-07 | Nokia Mobile Phones Ltd | Real time clock |
| US5799023A (en) * | 1995-07-19 | 1998-08-25 | Matsushita Electric Industrial Co., Ltd. | Message receiver |
| US5845204A (en) * | 1995-08-11 | 1998-12-01 | Rockwell International Corporation | Method and apparatus for controlling the wakeup logic of a radio receiver in sleep mode |
| JP2933523B2 (en) * | 1996-03-13 | 1999-08-16 | 日本電気エンジニアリング株式会社 | Data transceiver |
| JP3719287B2 (en) * | 1996-04-16 | 2005-11-24 | ソニー株式会社 | Receiving apparatus, receiving method, and communication system |
| US6009319A (en) * | 1996-09-06 | 1999-12-28 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for reducing power consumption in a mobile radio communication device |
| JP2957489B2 (en) * | 1996-09-18 | 1999-10-04 | 静岡日本電気株式会社 | 4-level FSK receiver |
| CN1126378C (en) * | 1997-01-17 | 2003-10-29 | 松下电器产业株式会社 | Message receiver |
| JP3570846B2 (en) * | 1997-03-27 | 2004-09-29 | Ｎｅｃアクセステクニカ株式会社 | Wireless personal digital assistant |
| US5950120A (en) * | 1997-06-17 | 1999-09-07 | Lsi Logic Corporation | Apparatus and method for shutdown of wireless communications mobile station with multiple clocks |
| SG67419A1 (en) * | 1997-09-19 | 1999-09-21 | For Wireless Communications Na | A contactless identification and communication system and method of operating the same |
| US6088602A (en) * | 1998-03-27 | 2000-07-11 | Lsi Logic Corporation | High resolution frequency calibrator for sleep mode clock in wireless communications mobile station |
| WO2001039406A2 (en) * | 1999-11-25 | 2001-05-31 | Siemens Aktiengesellschaft | Method for effecting the interference-reduced operation of a radio transceiver and a radio transceiver |
| DE60035187T2 (en) | 2000-06-28 | 2008-02-14 | Stmicroelectronics N.V. | Method for reducing the electricity consumption of a cellular mobile telephone |
| US7324496B1 (en) | 2002-05-01 | 2008-01-29 | Nxp B.V. | Highly integrated radio-frequency apparatus and associated methods |
| CA2393651A1 (en) * | 2002-07-29 | 2004-01-29 | Ralph Dickson Mason | Low power oscillator and power down method |
| US8478921B2 (en) * | 2004-03-31 | 2013-07-02 | Silicon Laboratories, Inc. | Communication apparatus implementing time domain isolation with restricted bus access |
| US8884791B2 (en) * | 2004-06-29 | 2014-11-11 | St-Ericsson Sa | Keypad scanning with radio event isolation |
| US7248848B2 (en) * | 2004-06-30 | 2007-07-24 | Matthews Phillip M | Communication apparatus including dual timer units |
| US7761056B2 (en) * | 2004-07-23 | 2010-07-20 | St-Ericsson Sa | Method of controlling a processor for radio isolation using a timer |
| US7433393B2 (en) | 2004-07-23 | 2008-10-07 | Nxp B.V. | Apparatus for controlling a digital signal processor for radio isolation and associated methods |
| US20050008095A1 (en) * | 2004-07-23 | 2005-01-13 | Rush Frederick A. | Apparatus using interrupts for controlling a processor for radio isolation and associated methods |
| US8472990B2 (en) * | 2004-07-23 | 2013-06-25 | St Ericsson Sa | Apparatus using interrupts for controlling a processor for radio isolation and associated method |
| US7567637B2 (en) | 2004-09-30 | 2009-07-28 | St-Ericsson Sa | Wireless communication system and method with frequency burst acquisition feature using autocorrelation and narrowband interference detection |
| US7593482B2 (en) * | 2004-09-30 | 2009-09-22 | St-Ericsson Sa | Wireless communication system with hardware-based frequency burst detection |
| US8019382B2 (en) * | 2004-12-29 | 2011-09-13 | St-Ericsson Sa | Communication apparatus having a standard serial communication interface compatible with radio isolation |
| US7778674B2 (en) * | 2004-12-29 | 2010-08-17 | St-Ericsson Sa | Communication apparatus having a SIM interface compatible with radio isolation |
| US7209061B2 (en) * | 2005-03-30 | 2007-04-24 | Silicon Laboratories, Inc. | Method and system for sampling a signal |
| US7805170B2 (en) * | 2005-03-30 | 2010-09-28 | St-Ericsson Sa | System and method for efficient power supply regulation compatible with radio frequency operation |
| US7801207B2 (en) * | 2005-06-24 | 2010-09-21 | St-Ericsson Sa | Signal processing task scheduling in a communication apparatus |
| US7283503B1 (en) | 2005-06-24 | 2007-10-16 | Silicon Laboratories, Inc. | Communication apparatus including a buffer circuit having first and second portions for alternately storing results |
| US7414560B2 (en) * | 2005-06-29 | 2008-08-19 | Shaojie Chen | Wireless communication system including an audio underflow protection mechanism operative with time domain isolation |
| FR2895200B1 (en) * | 2005-12-20 | 2008-02-22 | Silicon Lab Inc | METHOD FOR ACQUIRING A FREQUENCY CORRECTION BURST BY A RADIO COMMUNICATION DEVICE, AND CORRESPONDING RADIO COMMUNICATION DEVICE |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU5052069A (en) * | 1969-02-14 | 1970-08-20 | Communications Associates Limited | Improvements intwo-tone frequency modulated communication systems |
| JPS593635Y2 (en) * | 1979-09-29 | 1984-02-01 | 日本電気株式会社 | selective call receiver |
| DE3063190D1 (en) * | 1980-01-17 | 1983-06-16 | Autophon Ag | Portable paging receiver with a shift register and a direct current converter |
| JPS59200537A (en) * | 1983-04-27 | 1984-11-13 | Nippon Telegr & Teleph Corp <Ntt> | Mobile communication equipment |
| JPS6035389A (en) * | 1983-08-05 | 1985-02-23 | Pioneer Electronic Corp | Display device for amount of tape |
| GB2149164B (en) * | 1983-09-30 | 1987-06-17 | Nec Corp | Pager receiver |
| JPS6098583A (en) * | 1983-11-01 | 1985-06-01 | Matsushita Electric Ind Co Ltd | Acoustic device |
| JPS6192045A (en) * | 1984-10-12 | 1986-05-10 | Nec Corp | Radio selective call receiver with message |
| JPS61258529A (en) * | 1985-05-13 | 1986-11-15 | Nec Corp | Frequency synthesizer |
| CA1282464C (en) * | 1985-10-23 | 1991-04-02 | Masanori Ienaka | Phase-locked oscillator |
| JPS6313432A (en) * | 1986-07-03 | 1988-01-20 | Kokusai Electric Co Ltd | Battery saving method for receiver in selecting calling signal system |
| JPS63141420A (en) * | 1986-12-03 | 1988-06-13 | Fuji Electric Co Ltd | Call signal receiver |
| US4860005A (en) * | 1988-01-07 | 1989-08-22 | Motorola, Inc. | Communication receiver with automatic turn on/off |
| JPH01190054A (en) * | 1988-01-25 | 1989-07-31 | Man Design Kk | Receiver |
| US4928086A (en) * | 1989-01-30 | 1990-05-22 | Motorola, Inc. | Pager receiver having a common timer circuit for both sequential lock-out and out-of-range |
-
1988
- 1988-07-15 JP JP63175213A patent/JPH0744477B2/en not_active Expired - Fee Related
-
1989
- 1989-07-14 DE DE68919002T patent/DE68919002T2/en not_active Expired - Fee Related
- 1989-07-14 EP EP89307152A patent/EP0351230B1/en not_active Expired - Lifetime
- 1989-07-14 CA CA000605663A patent/CA1313227C/en not_active Expired - Fee Related
- 1989-07-15 KR KR8910150A patent/KR920009400B1/en not_active IP Right Cessation
- 1989-07-17 AU AU38168/89A patent/AU631556B2/en not_active Ceased
-
1991
- 1991-09-05 US US07/759,040 patent/US5142699A/en not_active Expired - Lifetime
-
1997
- 1997-06-19 HK HK84797A patent/HK84797A/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR920009400B1 (en) | 1992-10-16 |
| DE68919002T2 (en) | 1995-06-01 |
| JPH0744477B2 (en) | 1995-05-15 |
| EP0351230A2 (en) | 1990-01-17 |
| AU3816889A (en) | 1990-01-18 |
| EP0351230B1 (en) | 1994-10-26 |
| JPH0226131A (en) | 1990-01-29 |
| KR900002582A (en) | 1990-02-28 |
| HK84797A (en) | 1997-06-27 |
| US5142699A (en) | 1992-08-25 |
| AU631556B2 (en) | 1992-12-03 |
| DE68919002D1 (en) | 1994-12-01 |
| EP0351230A3 (en) | 1991-10-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1313227C (en) | Radio communication apparatus having an improved signal to noise ratio | |
| EP0154288B1 (en) | Method of transmitting terminating call signals within a restricted duration and a base station and a portable unit for use in the same | |
| CA2066915C (en) | Wireless communication system compulsively turning remote terminals into inactive state | |
| EP0091695B1 (en) | Battery saver circuit for use with paging receiver | |
| JPH0412052B2 (en) | ||
| US5905965A (en) | Radio communication apparatus which includes a base station and terminals that save power as they monitor for incoming calls from the base station | |
| JPS6333742B2 (en) | ||
| BG62346B1 (en) | Method and system for signaling of selective call by combined personal call with a wide range of operation and high-speed data transmission by radio telephone receiving-transmition stations | |
| JP3108567B2 (en) | Mobile radio system and mobile receiver | |
| US4802201A (en) | Control system of a radio telephone apparatus | |
| RU2178238C2 (en) | Discriminating-call system and its secondary station | |
| US5764632A (en) | Mobile terminal having improved paging channel acquisition in a system using a digital control channel | |
| US5826172A (en) | Mobile communications system for repeatedly transmitting paging signals | |
| GB2291523A (en) | Selective calling | |
| EP0509649B1 (en) | Selective calling receiver | |
| CA2159719C (en) | Mobile communications system and radio receiver | |
| JP2682247B2 (en) | Battery saving method of paging system | |
| JP2978923B1 (en) | Radio selective call receiver, intermittent reception method used therefor, and recording medium recording control program therefor | |
| JPH10271542A (en) | Selective radio calling receiver | |
| JP2982515B2 (en) | Radio selective call receiver | |
| JPH0537446A (en) | Selection call communication system | |
| JP2899768B2 (en) | Radio selective calling system and mobile communication system | |
| JPH10178669A (en) | Intermittent receiving controller | |
| JPH0583187A (en) | Battery saving for pager | |
| JPH0496529A (en) | Battery save method for radio calling system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKLA | Lapsed | ||
| MKLA | Lapsed |
Effective date: 20050126 |