CA2056781A1 - Multichip module - Google Patents

Multichip module

Info

Publication number
CA2056781A1
CA2056781A1 CA2056781A CA2056781A CA2056781A1 CA 2056781 A1 CA2056781 A1 CA 2056781A1 CA 2056781 A CA2056781 A CA 2056781A CA 2056781 A CA2056781 A CA 2056781A CA 2056781 A1 CA2056781 A1 CA 2056781A1
Authority
CA
Canada
Prior art keywords
chip mounting
mounting pads
multichip module
integrated circuits
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2056781A
Other languages
French (fr)
Other versions
CA2056781C (en
Inventor
Norimitsu Sako
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kawasaki Microelectronics Inc
Original Assignee
Norimitsu Sako
Kawasaki Steel Corporation
Kawasaki Microelectronics, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Norimitsu Sako, Kawasaki Steel Corporation, Kawasaki Microelectronics, Inc. filed Critical Norimitsu Sako
Publication of CA2056781A1 publication Critical patent/CA2056781A1/en
Application granted granted Critical
Publication of CA2056781C publication Critical patent/CA2056781C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5382—Adaptable interconnections, e.g. for engineering changes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01084—Polonium [Po]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Abstract

Multichip module is provided with standard wiring layers comprising standardized wiring patterns, a custom wiring layers comprising customized wiring patterns and chip mounting pads, a plurality of antifuses which are positioned in standardized installation positions and each of which provides the possibility of defining the presence or absence of an electrical connection between a specified conductive track of a standard wiring layer and a specified conductive track of the custom wiring layer, and a plurality of wafer chips which are electrically connected to the chip mounting pads and mounted on the chip mounting pads, whereby disadvantages of hybrid integrated circuits are overcome while offering numerous advantages of hybrid integrated circuits.
CA002056781A 1990-11-29 1991-11-28 Multichip module Expired - Fee Related CA2056781C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2332130A JPH0714024B2 (en) 1990-11-29 1990-11-29 Multi-chip module
JP2-332130 1990-11-29

Publications (2)

Publication Number Publication Date
CA2056781A1 true CA2056781A1 (en) 1992-05-30
CA2056781C CA2056781C (en) 1996-02-27

Family

ID=18251491

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002056781A Expired - Fee Related CA2056781C (en) 1990-11-29 1991-11-28 Multichip module

Country Status (5)

Country Link
US (1) US5258891A (en)
EP (1) EP0488319A1 (en)
JP (1) JPH0714024B2 (en)
KR (1) KR920010872A (en)
CA (1) CA2056781C (en)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5367208A (en) 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US5427979A (en) * 1993-10-18 1995-06-27 Vlsi Technology, Inc. Method for making multi-level antifuse structure
US5485031A (en) * 1993-11-22 1996-01-16 Actel Corporation Antifuse structure suitable for VLSI application
US5844297A (en) * 1995-09-26 1998-12-01 Symbios, Inc. Antifuse device for use on a field programmable interconnect chip
US5793094A (en) * 1995-12-28 1998-08-11 Vlsi Technology, Inc. Methods for fabricating anti-fuse structures
US5723358A (en) * 1996-04-29 1998-03-03 Vlsi Technology, Inc. Method of manufacturing amorphous silicon antifuse structures
US5753540A (en) * 1996-08-20 1998-05-19 Vlsi Technology, Inc. Apparatus and method for programming antifuse structures
US5899707A (en) * 1996-08-20 1999-05-04 Vlsi Technology, Inc. Method for making doped antifuse structures
US5946552A (en) * 1996-08-20 1999-08-31 International Business Machines Corporation Universal cost reduced substrate structure method and apparatus
US5764563A (en) * 1996-09-30 1998-06-09 Vlsi Technology, Inc. Thin film load structure
US6576848B1 (en) * 1996-11-22 2003-06-10 International Business Machines Corporation Integrated circuit chip wiring structure with crossover capability and method of manufacturing the same
US5959466A (en) * 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US5959845A (en) * 1997-09-18 1999-09-28 International Business Machines Corporation Universal chip carrier connector
US6683384B1 (en) * 1997-10-08 2004-01-27 Agere Systems Inc Air isolated crossovers
US5903051A (en) * 1998-04-03 1999-05-11 Motorola, Inc. Electronic component and method of manufacture
JP3737333B2 (en) 2000-03-17 2006-01-18 沖電気工業株式会社 Semiconductor device
KR100480174B1 (en) * 2002-08-23 2005-04-06 엘지전자 주식회사 Drive device of plasma dispaly panel and method of fabricating the same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2673424B2 (en) * 1984-02-21 1997-11-05 エンバィアロンメンタル・リサーチ・インスティテュート・オブ・ミシガン Substrate for integrated circuit
US4739448A (en) * 1984-06-25 1988-04-19 Magnavox Government And Industrial Electronics Company Microwave multiport multilayered integrated circuit chip carrier
US4598166A (en) * 1984-08-06 1986-07-01 Gte Communication Systems Corporation High density multi-layer circuit arrangement
JPS6156493A (en) * 1984-08-28 1986-03-22 日本電気株式会社 Power source wiring structure of multilayer circuit board
JPS61296800A (en) * 1985-06-25 1986-12-27 日本電気株式会社 Electrode for altering design
JPS62265796A (en) * 1986-05-14 1987-11-18 株式会社住友金属セラミックス Ceramic multilayer interconnection board and manufacture of the same
US4782193A (en) * 1987-09-25 1988-11-01 Ibm Corp. Polygonal wiring for improved package performance
JPH02153552A (en) * 1988-08-23 1990-06-13 Seiko Epson Corp Semiconductor element and its manufacture

Also Published As

Publication number Publication date
EP0488319A1 (en) 1992-06-03
JPH0714024B2 (en) 1995-02-15
US5258891A (en) 1993-11-02
CA2056781C (en) 1996-02-27
JPH04199742A (en) 1992-07-20
KR920010872A (en) 1992-06-27

Similar Documents

Publication Publication Date Title
CA2056781A1 (en) Multichip module
EP0377932A3 (en) Package of semiconductor integrated circuits
US5841191A (en) Ball grid array package employing raised metal contact rings
US4975761A (en) High performance plastic encapsulated package for integrated circuit die
CA1201820A (en) Semiconductor integrated circuit including a lead frame chip support
US5126920A (en) Multiple integrated circuit interconnection arrangement
US5586006A (en) Multi-chip module having a multi-layer circuit board with insulating layers and wiring conductors stacked together
US4918571A (en) Chip carrier with energy storage means
EP0841694A4 (en) Semiconductor package with multilayered circuit and semiconductor device
EP0600750A2 (en) Circuit assembly having interposer lead frame
GB9711555D0 (en) High density wirebond chip inter-connect for multi-chip modules
US5869889A (en) Thin power tape ball grid array package
EP0917189A4 (en) Method for mounting encapsulated body on mounting board and optical converter
TW358230B (en) Semiconductor package
EP0842533A1 (en) Ultra thin ball grid array package using a flex tape or printed wiring board substrate and method
CA2061949A1 (en) Electronic circuit package
CA2218307A1 (en) Three dimensional packaging configuration for multi-chip module assembly
EP0329133A3 (en) Flip substrate for chip mount
WO2002027786A1 (en) Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board
MY137608A (en) Structure of a thermally and electrically enhanced plastic pin grid array (ppga) package for high performance devices with wire bond interconnect
US5612575A (en) Method of connecting the output pads on an integrated circuit chip, and multichip module thus obtained
US5504370A (en) Electronic system circuit package directly supporting components on isolated subsegments
GB2137807B (en) A semiconductor component and method of manufacture
US6340839B1 (en) Hybrid integrated circuit
US4933810A (en) Integrated circuit interconnector

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed