CA2058251C - Method and apparatus for increasing the speed of operation of a double buffered display system - Google Patents
Method and apparatus for increasing the speed of operation of a double buffered display system Download PDFInfo
- Publication number
- CA2058251C CA2058251C CA002058251A CA2058251A CA2058251C CA 2058251 C CA2058251 C CA 2058251C CA 002058251 A CA002058251 A CA 002058251A CA 2058251 A CA2058251 A CA 2058251A CA 2058251 C CA2058251 C CA 2058251C
- Authority
- CA
- Canada
- Prior art keywords
- frame
- information
- banks
- bank
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/399—Control of the bit-mapped memory using two or more bit-mapped memories, the operations of which are switched in time, e.g. ping-pong buffers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/123—Frame memory handling using interleaving
Abstract
An output display system including an output display; apparatus for controlling the writing of information to the output display; and a double buffered memory including a first bank of video random access memory for furnishing information to the output display, a second bank of video random access memory for furnishing information to the output display, and apparatus for addressing alternate banks of memory as each line of the output display in a frame is written.
Description
2~~8~~~
1. iFiels~ ~f Th~ Inventiortv This invention relates to display systems for computers and, more particularly, to methods and apparatus for accelerating the transfer of graphical information to frame buffers in a double buffered display system.
2. History ~i The Prior art:
Computer systems use a buffer memory called a frame buffer for storing t o data which is to be written to an output display. The information in the frame buffer is written to the display line-by-line generally beginning at the upper iefi-hand corner of the display and continuing to the lower right-hand corner. One frame of information is followed by the next so that thirty frames are furnished each second, As the picture in one frame changes to the picture in the next, continuous motion is presented. To accomplish this, a frame buffer must be continuously updated.
Typically, a frame buffer is constmcted of video random access memory arrays which differ from conventional random access memory arrays by having 2o a first random access port at which the memory may be read or written and a second line-ai-a-time serial output port which furnishes pixel data to the circuitry controlling the output display. Such a,construction allows information to be written to the frame buffer while the frame buffer continually furnishes information to the output display.
82225. P203 1 ~fl~~~~~
The ability of a frame buffer to both receive information and transfer that information to an output display simultaneously causes certain difficulties.
If information being furnished to the display changes during the time that a single frame is being furnished, then the display may present information from more than one time period. This is called a frame tear. Frame tears are only important where motion from one frame to the next causes the elements presented on the display to be obviously distorted. When this occurs, the distortion caused may be extremely disconcerting to the viewer.
To eliminate frame tears, certain more expansive computer systems utilize what is referred to as double buffering. pouble buffering provides two frame buffers both of which furnish pixel information to the circuitry controlling the output display. One of the frame buffers is selected to provide information for a particular frame on the output display, and no information is provided to ~ 5 that frame buffer while the information it stores is being transferred for display.
The other frame buffer, in the meantime, receives all of the new information to be displayed. When the display is to be changed, the second frame buffer is selected to transfer pixel information to the output display and the first buffer to receive new pixel information. In this manner, no pixel information is ever 2o written to a frame buffer while the information in the frame buffer is being written to the display. The effect of this is that frame tears cannot occur.
However, even though frame tears do not occur with double buffering, the video random access memory used for frame buffer memory is not being 25 utilized as fully as it would be in a system using a single frame buffer because ai no time is a buffer both being updated and furnishing information to the output 82225. P203 display. Video random access memory is expensive, and it would be desirable to better utilize that memory in a double buffered display system.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to increase the speed of operation of a computer display system which utilizes double buffering.
It is another more specific object of the present invention to allow a double buffered computer display system to operate more rapidly in presenting vertical lines on the output display.
Accordingly, in one aspect, the present invention provides a double-buffered frame buffer system for writing to an output display comprising: a first bank of two-ported video random access memory for furnishing portions of a first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in a second frame of information not being currently furnished to the output display, wherein each frame includes all lines of a complete display image, such that said first and second ports of said first bank are concurrently used for receiving and outputting information; a second bank of two-ported video random access memory for furnishing all remaining portions of said first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in said second frame of information not being currently furnished to the output display such that said first and second ports of said second bank are concurrently used for receiving and outputting information; said first and second banks simultaneously storing all information corresponding to said first frame and portions of said second frame; means for alternatively addressing said first and second banks of memory as each line in said first frame is written to the output display, said first frame having its lines interleaved between said first and second banks of said memory; means for addressing said first and second banks of memory to write information to update lines in said second frame not being currently furnished to the output display, said second frame having its lines interleaved between said first and second banks of said memory; and means for controlling the writing of lines in said first frame of information to the output display by selecting alternate lines constituting said first frame from said first bank and said second bank.
In a further aspect, the present invention provides a double-buffered method for writing to a video display system having first and second banks of two-port video display random access memory, comprising the steps of: storing entire first and second frames of video display information in said first and second banks, with said first and second frames each having lines interleaved between said first and second banks and wherein each frame includes all lines of a complete display image, said first and second banks each having first and second ports, with the first and second ports of the first bank configured for concurrently receiving and outputting video display information; reading said first frame of a video display information from said first and second banks, and updating a portion of said second frame of video display information, said step of updating a portion of said second frame being performed concurrently with said step of reading said first frame.
In a still further aspect, the present invention provides a double-buffered frame buffer system for writing to an output display comprising: a first bank of two-ported video random access memory for furnishing portions of a first frame with information to the output display through a first port and for concurrently receiving information through a second port to update lines in a second frame of information not being currently furnished to the output display, wherein each 3a frame includes all lines of a complete display image and the first and second ports of the first bank are concurrently used for receiving and outputting information; a second bank of two-ported video random access memory for furnishing all remaining portions of the first frame of information to the output display through a first port and for concurrently receiving information through a second port to update lines in the second frame of information not being currently furnished to the output display with the first and second ports of the second bank concurrently used for receiving and outputting information; said first and second banks simultaneously storing all information corresponding to the first frame and portions of the second frame; a bank select unit connected to the second ports of the first and second banks, said bank select unit receiving the first and second frames of information and routing portions of the first and second frames to the first and second banks; a multiplexer having first and second inputs connected, respectively, to the first ports of the first and second banks for receiving information therefrom and for selectively outputting information either from the first bank or the second bank in accordance with a display buffer select value; a display control circuit, connected to an output of said multiplexer, for receiving information therefrom; and an output display buffer for receiving information from the display control circuit and for routing said information to the output display.
These and other objects of the present invention are realized in an output display system comprising an output display; means for controlling the writing of information to the output display; and a double buffered memory including a first bank of video random access memory for furnishing information to the output display, a second bank of video random access memory for furnishing information to the output display, and means for addressing alternate banks of memory as each line of the output display in a frame is written.
3b These and other objects and features of the invention will be better understood by reference to the detailed description which follows taken together with the drawings in which like elements are referred to by like designations throughout the several views.
3c 2~~~~~~.
Figure 1 is a block diagram illustrating a conventional double buffered output display.
Figure 2 is a block diagram illustrating a double buffered output display constructed in accordance with the present invention Figure 3 is a timing diagram useful in understanding the invention.
Some portions of the detailed descriptions which follow are presented in ~ 5 terms of symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. The operations are those requiring physical manipulations of physical quantities. Usually, though:not necessarily, 2o these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usag~, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like. It should be borne in mind, however, that all of these and similar terms 25 are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities.
82225. P209 2~~~~~:1 Further, the manipulations performed are often referred to in terms, such as adding or comparing, which are commonly associated with mental operations performed by a human operator. No such capability of a human operator is necessary or desirable in most cases in any of the operations s described herein which form part of the present invention; the aperations are machine operations. Useful machines for performing the operations of the present invention include general purpose digital computers or other similar devices. In all cases the distinction between the method operations in operating a computer and the method of computation itself should be borne in i o mind. The present invention relates to apparatus and to method steps for operating a computer in processing electrical or other (e.g. mechanical, chemical) physical signals to generate other desired physical signals.
t5 DETAILED DESCRIPTI~N ~F THE iNVEN~'i~N
Referring now to Figure 1, there is illustrated an output display system 10 constructed in accordance with the prior art. The display system 10 includes a first frame buffer 12 and a second frame buffer 13. Each frame bufifer 12 and 2o is typically a single bank of memory devices. Thus, a single bank 0 constitutes the buffer 12 and a single bank 1 constitutes the buffer 13. The frame buffers and 13 are typically constructed of video random access memory and are constructed with addressing facilities so that they are referred to as two ported.
Essentially, this means that each of the frame bufifers 12 and 13 includes a first 25 means for addressing to provide random access to the storage positions within 82225. P203 the memory and a second means for accessing the memory serially so that lines of information may be provided for presentation on an output display.
Also included in the display system 10 is circuitry for selecting the particular one of the fram~ buffers 12 or 13 which is to be written to or from which information is to b~ read an a random access basis. For the purpose of this figure, the circuitry for randomly accessing the two buffers 12 and 13 is represented by a bank select circuit 15 the details of which are not important to the understanding of this invention and are well known to those skilled in tha art. At the output of the buffers 12 and 13 is illustrated a multiplexor 17 which represents the circuitry for providing the line-by-line serial output from the buffers 12 and 13 and for selecting between those buffers. The line-by-line serial output is transferred by display control circuitry 18 to an output display 20.
In operation, the information in one of the display buffers l2 or 13 is transferred out a line at a time until a complete frame has been transferred to the display 20. For example, the display 20 illustrates that buffer 12 from physical bank 0 as being displayed. During the period of transfer from the buffer 12, information for updating the display 20 may be provided by the bank 2o select circuitry 15 to selected addresses within the buffer 13. When a complete frame has been written from the frame buffer 12 to the display 20, the circuitry 17 may select the buffer 13 so that the display information therein will be transferred to the display 20. During the period information is actually being transferred from the serial port of the buffer 93 to the display 20, any new 25 updating information is furnished by the circuitry 15 to the buffer 12.
82225, P203 g ~a5~~~~.
Since no information is being transferred to a frame buffer during a period in which the display 20 is being updated from that buffer, each frame of information presented on the display 20 is provided from a buffer which contains information correct for the instant of time at which the frame is presented. Consequently, frame tears cannot occur using such a system.
However, it will be recognized that each of the frame buffers 12 and i 3 is two ported so that it may be receiving information through its the random access ports while information is being transferred to the display 20 through its serial i o output ports. This, of course, is the typical manner in which a system using a single frame buffer operates. Thus, although both parts are not utilized simultaneously in a double buffered system, the two ports are retained because of the convenience of their use in typical systems. ~lowever, the circuitry is clearly under utilized when compared to its use in single buffered systems.
The present invention makes use of the two ported accessing arrangements typical to frame buffers so that each bank of memory used in a double buffered system is bath updated and furnishes information to the output display simultaneously. The invention allows this simultaneous use while 2o retaining the advantages of double buffering so that frame tears do not occur.
This is accomplished by treating the two physical banks of mernory which are typical of a double buffered display system, not as individual frame buffers, but as banks from which two frame buffers may be constructed. In a sense, the two frame buffers may be considered as virtual frame buffer memories and the two banks of memory in which they reside as the physical frame buffer memory used to provide storage for the two virtual frame buffers.
82225. P203 7 In arranging the addressing circuitry of such a system, alternate lines of memory are used in each of the two banks of memory for each frame buffer.
Figure 2 illustrates such an arrangement. In Figure 2, the two single banks 0 and 1 of physical video random access memory are shown both containing alternate lines of two virtual frame buffers. A first frame buffer 0 may be considered to consist of a first line 0 in one memory bank 0, a second line 1 in a second memory bank 1, a third line 2 in the first memory bank 0, a fourth line in the second memory bank 1, and so on through alternating lines in each of the memory banks. Thus, the first frame buffer 0 includes the same number of lines as does a typical frame buffer used in a typical double buffered display system except that alternate lines of the frame buffer reside in alternate memory banks.
In a like manner, second frame buffer 1 may be considered to consist of a first line 0 in memory bank 1, a second line 1 in memory bank 0, a third line 2 in memory bank 1, a fourth line 3 in memory bank 0, and so on through alternating i s lines in each of the memory banks. Similar to the first frame buffer 0, the second frame buffer 0 includes the same number of lines as does a typical frame buffer used in a double buffered display system except that alternate lines of the frame buffer reside in alternate memory banks.
2o When a frame of pixels is written to the output display, all of the lines of the frame come from the same frame bufifer (e.g., frame buffer 0). However, the first line of the frame is written from one of t°~e banks of memory (e.g., bank 0), and the next line of the frame is written from bank 1. Then the third line is written from bank 0; and the fourth line is ~rritten from bank 1. This continues 25 throughout the time any individual frame is written from any individual frame buffer for display. During that time, no information is written to update those 132225, P203 8 2~~~~5~.
particular lines of the two banks of memory which constitute this virtual frame buffer 0. For this reason, no frame tear may occur in the first frame. On the other hand, those lines of the two physical banks of memory which are not in the virtual frame buffer 0 being written to the display may be updated during the time this first frame is being written to the display.
In a similar manner, when an updated frame is to be presented on the display, the second virtual frame buffer 1 is used to furnish this frame to the display. Thus, the first line 0 of the updated or second frame is written from the i o other one of the banks of memory (i.e.., bank 1 ). The next line i of the frame is written from bank 0. The third line 2 is written from bank 1; and the fourth line 3 is written from bank 0. This sequence continues throughout the time this individual frame is being written. As with the previous frame buffer, no information is written to update those tines of the two banks of physical memory t 5 which constitute the second frame buffer. For this reason, no frame tear may occur in the second frame. On the other hand, those lines of the two banks which are not in the second virtual frame buffer being written to the display may be updated during the time this second frame is being written to the display.
Although this may seem like a very complicated way in which to access frame 2o buffers to simply provide a display which offers the same advantages as does a typical double buffered display system, the system of the present invention offers substantial advantages over prior art systems. Those skilled in the art will recognize that the operation of the display is particularly slow in the vertical direction using conventional frame buffers. The present invention offers 25 particular advantages in describing lines on the display which are other than horizontal. Far example, in a conventional arrangement, when a vertical line is 82225. P203 9 being written to the frame buffer, the addressing circuitry is used to write a first pixel on a first line. After that pixel has been written, the addressing circuitry may be used to access a second pixel on a next line. In the present invention, two different banks are involved so that a first pixel may be written to the first bank and before that operation is complete, a second pixel may be written to the second bank. This allows write operations to be interleaved for writing vertical or other non-horizontal lines to the frame buffer. Thus the writing of alternate banks in the same virtual frame buffers takes half as long as in a conventional double buffered system.
to The advantages are very apparent from a review of the timing diagrams for the operations. For example, as may be seen from the upper two lines of timing diagrams in Figure 3, in a typical frame buffer of the prior art, the read and write functions can only take place in a serial fashion. tVloreover, only one t5 of the two frame buffers may be addressed at one time sinc~ information cannot be written into the buffer which is being described on the display or a frame tear will occur. Figure 3 illustrates in the second line of the timing diagram the cycles required for sequential wrife accesses in a typical frame buffer operation.
2o On the other hand, in the arrangement of the present invention, because alternate rows of the virtual frame buffers appear in different banks of video random access nemory, when a write operation for a non-horizontal line occurs, for example, the information in sequential accesses is directed to different banks. Because different banks of memory are utilized for sequential 25 read or write operations, the periods in which these functions are accomplished may be overlapped. The middle pair df timing diagrams in Fgure 3 illustrate 82225.P2Q3 to this. A write operation occurs, and the information is available on the access lines. Once the first write has begun, a second write operation to the other bank of memory may commence and overlap the write operation to the first memory bank. Moreover, it is also possible to write to each of the two banks in parallel as illustrated in the lowest pair of timing diagrams in Figure 3. This, however, requires somewhat more complicated accessing circuitry. Thus, as is clear from the timing diagrams shown in Figure 3, the operations of the frame buffers of this invention may occur in approximately half the time required to accomplish the same functions in a typical double buffered system of the prior art.
Figure 2 illustrates circuitry in accordance with the present invention for accessing the banks of memory used for the virtual frame buffers to provide interleaved random access operations. As may be seen, in accessing the memory banks for either of the two ports, the buffer select signal (which may be a single bit signifying one or the other of the two virtual frame buffers) and the least significant bit of the Y address are transferred to an exclusive OR
(XOR) gate 22. If the least significant bit of the Y address ends in a zero, the buffer select value will be transferred to accomplish the selection. If, on the other hand, the least significant bit of the Y address is a one, the value of the buffer select signal is complemented. Since every other Y address to a normal frame buffer ends in a one while the lines between end in zeroes, every other line will have its buffer select address complemented. This complementing provides access on a line by line basis which alternates between the two banks.
2~~~?~:~
To write the information to the output display, the display buffer select signal is transferred to an exclusive OR circuit 23 along with the lowest order bit furnished by the display line counter. The value produced by this operation is used to select the proper bank of memory for the line to be transferred to the display.
Although the present invention has been described in terms of a preferred embodiment, it will be appreciated that various modifications and alterations might be made by those skilled in the art without departing from the t 0 spirit and scope of the invention. The invention should therefore be measured in terms of the claims which follow.
82225.P203 12
1. iFiels~ ~f Th~ Inventiortv This invention relates to display systems for computers and, more particularly, to methods and apparatus for accelerating the transfer of graphical information to frame buffers in a double buffered display system.
2. History ~i The Prior art:
Computer systems use a buffer memory called a frame buffer for storing t o data which is to be written to an output display. The information in the frame buffer is written to the display line-by-line generally beginning at the upper iefi-hand corner of the display and continuing to the lower right-hand corner. One frame of information is followed by the next so that thirty frames are furnished each second, As the picture in one frame changes to the picture in the next, continuous motion is presented. To accomplish this, a frame buffer must be continuously updated.
Typically, a frame buffer is constmcted of video random access memory arrays which differ from conventional random access memory arrays by having 2o a first random access port at which the memory may be read or written and a second line-ai-a-time serial output port which furnishes pixel data to the circuitry controlling the output display. Such a,construction allows information to be written to the frame buffer while the frame buffer continually furnishes information to the output display.
82225. P203 1 ~fl~~~~~
The ability of a frame buffer to both receive information and transfer that information to an output display simultaneously causes certain difficulties.
If information being furnished to the display changes during the time that a single frame is being furnished, then the display may present information from more than one time period. This is called a frame tear. Frame tears are only important where motion from one frame to the next causes the elements presented on the display to be obviously distorted. When this occurs, the distortion caused may be extremely disconcerting to the viewer.
To eliminate frame tears, certain more expansive computer systems utilize what is referred to as double buffering. pouble buffering provides two frame buffers both of which furnish pixel information to the circuitry controlling the output display. One of the frame buffers is selected to provide information for a particular frame on the output display, and no information is provided to ~ 5 that frame buffer while the information it stores is being transferred for display.
The other frame buffer, in the meantime, receives all of the new information to be displayed. When the display is to be changed, the second frame buffer is selected to transfer pixel information to the output display and the first buffer to receive new pixel information. In this manner, no pixel information is ever 2o written to a frame buffer while the information in the frame buffer is being written to the display. The effect of this is that frame tears cannot occur.
However, even though frame tears do not occur with double buffering, the video random access memory used for frame buffer memory is not being 25 utilized as fully as it would be in a system using a single frame buffer because ai no time is a buffer both being updated and furnishing information to the output 82225. P203 display. Video random access memory is expensive, and it would be desirable to better utilize that memory in a double buffered display system.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to increase the speed of operation of a computer display system which utilizes double buffering.
It is another more specific object of the present invention to allow a double buffered computer display system to operate more rapidly in presenting vertical lines on the output display.
Accordingly, in one aspect, the present invention provides a double-buffered frame buffer system for writing to an output display comprising: a first bank of two-ported video random access memory for furnishing portions of a first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in a second frame of information not being currently furnished to the output display, wherein each frame includes all lines of a complete display image, such that said first and second ports of said first bank are concurrently used for receiving and outputting information; a second bank of two-ported video random access memory for furnishing all remaining portions of said first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in said second frame of information not being currently furnished to the output display such that said first and second ports of said second bank are concurrently used for receiving and outputting information; said first and second banks simultaneously storing all information corresponding to said first frame and portions of said second frame; means for alternatively addressing said first and second banks of memory as each line in said first frame is written to the output display, said first frame having its lines interleaved between said first and second banks of said memory; means for addressing said first and second banks of memory to write information to update lines in said second frame not being currently furnished to the output display, said second frame having its lines interleaved between said first and second banks of said memory; and means for controlling the writing of lines in said first frame of information to the output display by selecting alternate lines constituting said first frame from said first bank and said second bank.
In a further aspect, the present invention provides a double-buffered method for writing to a video display system having first and second banks of two-port video display random access memory, comprising the steps of: storing entire first and second frames of video display information in said first and second banks, with said first and second frames each having lines interleaved between said first and second banks and wherein each frame includes all lines of a complete display image, said first and second banks each having first and second ports, with the first and second ports of the first bank configured for concurrently receiving and outputting video display information; reading said first frame of a video display information from said first and second banks, and updating a portion of said second frame of video display information, said step of updating a portion of said second frame being performed concurrently with said step of reading said first frame.
In a still further aspect, the present invention provides a double-buffered frame buffer system for writing to an output display comprising: a first bank of two-ported video random access memory for furnishing portions of a first frame with information to the output display through a first port and for concurrently receiving information through a second port to update lines in a second frame of information not being currently furnished to the output display, wherein each 3a frame includes all lines of a complete display image and the first and second ports of the first bank are concurrently used for receiving and outputting information; a second bank of two-ported video random access memory for furnishing all remaining portions of the first frame of information to the output display through a first port and for concurrently receiving information through a second port to update lines in the second frame of information not being currently furnished to the output display with the first and second ports of the second bank concurrently used for receiving and outputting information; said first and second banks simultaneously storing all information corresponding to the first frame and portions of the second frame; a bank select unit connected to the second ports of the first and second banks, said bank select unit receiving the first and second frames of information and routing portions of the first and second frames to the first and second banks; a multiplexer having first and second inputs connected, respectively, to the first ports of the first and second banks for receiving information therefrom and for selectively outputting information either from the first bank or the second bank in accordance with a display buffer select value; a display control circuit, connected to an output of said multiplexer, for receiving information therefrom; and an output display buffer for receiving information from the display control circuit and for routing said information to the output display.
These and other objects of the present invention are realized in an output display system comprising an output display; means for controlling the writing of information to the output display; and a double buffered memory including a first bank of video random access memory for furnishing information to the output display, a second bank of video random access memory for furnishing information to the output display, and means for addressing alternate banks of memory as each line of the output display in a frame is written.
3b These and other objects and features of the invention will be better understood by reference to the detailed description which follows taken together with the drawings in which like elements are referred to by like designations throughout the several views.
3c 2~~~~~~.
Figure 1 is a block diagram illustrating a conventional double buffered output display.
Figure 2 is a block diagram illustrating a double buffered output display constructed in accordance with the present invention Figure 3 is a timing diagram useful in understanding the invention.
Some portions of the detailed descriptions which follow are presented in ~ 5 terms of symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. The operations are those requiring physical manipulations of physical quantities. Usually, though:not necessarily, 2o these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usag~, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like. It should be borne in mind, however, that all of these and similar terms 25 are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities.
82225. P209 2~~~~~:1 Further, the manipulations performed are often referred to in terms, such as adding or comparing, which are commonly associated with mental operations performed by a human operator. No such capability of a human operator is necessary or desirable in most cases in any of the operations s described herein which form part of the present invention; the aperations are machine operations. Useful machines for performing the operations of the present invention include general purpose digital computers or other similar devices. In all cases the distinction between the method operations in operating a computer and the method of computation itself should be borne in i o mind. The present invention relates to apparatus and to method steps for operating a computer in processing electrical or other (e.g. mechanical, chemical) physical signals to generate other desired physical signals.
t5 DETAILED DESCRIPTI~N ~F THE iNVEN~'i~N
Referring now to Figure 1, there is illustrated an output display system 10 constructed in accordance with the prior art. The display system 10 includes a first frame buffer 12 and a second frame buffer 13. Each frame bufifer 12 and 2o is typically a single bank of memory devices. Thus, a single bank 0 constitutes the buffer 12 and a single bank 1 constitutes the buffer 13. The frame buffers and 13 are typically constructed of video random access memory and are constructed with addressing facilities so that they are referred to as two ported.
Essentially, this means that each of the frame bufifers 12 and 13 includes a first 25 means for addressing to provide random access to the storage positions within 82225. P203 the memory and a second means for accessing the memory serially so that lines of information may be provided for presentation on an output display.
Also included in the display system 10 is circuitry for selecting the particular one of the fram~ buffers 12 or 13 which is to be written to or from which information is to b~ read an a random access basis. For the purpose of this figure, the circuitry for randomly accessing the two buffers 12 and 13 is represented by a bank select circuit 15 the details of which are not important to the understanding of this invention and are well known to those skilled in tha art. At the output of the buffers 12 and 13 is illustrated a multiplexor 17 which represents the circuitry for providing the line-by-line serial output from the buffers 12 and 13 and for selecting between those buffers. The line-by-line serial output is transferred by display control circuitry 18 to an output display 20.
In operation, the information in one of the display buffers l2 or 13 is transferred out a line at a time until a complete frame has been transferred to the display 20. For example, the display 20 illustrates that buffer 12 from physical bank 0 as being displayed. During the period of transfer from the buffer 12, information for updating the display 20 may be provided by the bank 2o select circuitry 15 to selected addresses within the buffer 13. When a complete frame has been written from the frame buffer 12 to the display 20, the circuitry 17 may select the buffer 13 so that the display information therein will be transferred to the display 20. During the period information is actually being transferred from the serial port of the buffer 93 to the display 20, any new 25 updating information is furnished by the circuitry 15 to the buffer 12.
82225, P203 g ~a5~~~~.
Since no information is being transferred to a frame buffer during a period in which the display 20 is being updated from that buffer, each frame of information presented on the display 20 is provided from a buffer which contains information correct for the instant of time at which the frame is presented. Consequently, frame tears cannot occur using such a system.
However, it will be recognized that each of the frame buffers 12 and i 3 is two ported so that it may be receiving information through its the random access ports while information is being transferred to the display 20 through its serial i o output ports. This, of course, is the typical manner in which a system using a single frame buffer operates. Thus, although both parts are not utilized simultaneously in a double buffered system, the two ports are retained because of the convenience of their use in typical systems. ~lowever, the circuitry is clearly under utilized when compared to its use in single buffered systems.
The present invention makes use of the two ported accessing arrangements typical to frame buffers so that each bank of memory used in a double buffered system is bath updated and furnishes information to the output display simultaneously. The invention allows this simultaneous use while 2o retaining the advantages of double buffering so that frame tears do not occur.
This is accomplished by treating the two physical banks of mernory which are typical of a double buffered display system, not as individual frame buffers, but as banks from which two frame buffers may be constructed. In a sense, the two frame buffers may be considered as virtual frame buffer memories and the two banks of memory in which they reside as the physical frame buffer memory used to provide storage for the two virtual frame buffers.
82225. P203 7 In arranging the addressing circuitry of such a system, alternate lines of memory are used in each of the two banks of memory for each frame buffer.
Figure 2 illustrates such an arrangement. In Figure 2, the two single banks 0 and 1 of physical video random access memory are shown both containing alternate lines of two virtual frame buffers. A first frame buffer 0 may be considered to consist of a first line 0 in one memory bank 0, a second line 1 in a second memory bank 1, a third line 2 in the first memory bank 0, a fourth line in the second memory bank 1, and so on through alternating lines in each of the memory banks. Thus, the first frame buffer 0 includes the same number of lines as does a typical frame buffer used in a typical double buffered display system except that alternate lines of the frame buffer reside in alternate memory banks.
In a like manner, second frame buffer 1 may be considered to consist of a first line 0 in memory bank 1, a second line 1 in memory bank 0, a third line 2 in memory bank 1, a fourth line 3 in memory bank 0, and so on through alternating i s lines in each of the memory banks. Similar to the first frame buffer 0, the second frame buffer 0 includes the same number of lines as does a typical frame buffer used in a double buffered display system except that alternate lines of the frame buffer reside in alternate memory banks.
2o When a frame of pixels is written to the output display, all of the lines of the frame come from the same frame bufifer (e.g., frame buffer 0). However, the first line of the frame is written from one of t°~e banks of memory (e.g., bank 0), and the next line of the frame is written from bank 1. Then the third line is written from bank 0; and the fourth line is ~rritten from bank 1. This continues 25 throughout the time any individual frame is written from any individual frame buffer for display. During that time, no information is written to update those 132225, P203 8 2~~~~5~.
particular lines of the two banks of memory which constitute this virtual frame buffer 0. For this reason, no frame tear may occur in the first frame. On the other hand, those lines of the two physical banks of memory which are not in the virtual frame buffer 0 being written to the display may be updated during the time this first frame is being written to the display.
In a similar manner, when an updated frame is to be presented on the display, the second virtual frame buffer 1 is used to furnish this frame to the display. Thus, the first line 0 of the updated or second frame is written from the i o other one of the banks of memory (i.e.., bank 1 ). The next line i of the frame is written from bank 0. The third line 2 is written from bank 1; and the fourth line 3 is written from bank 0. This sequence continues throughout the time this individual frame is being written. As with the previous frame buffer, no information is written to update those tines of the two banks of physical memory t 5 which constitute the second frame buffer. For this reason, no frame tear may occur in the second frame. On the other hand, those lines of the two banks which are not in the second virtual frame buffer being written to the display may be updated during the time this second frame is being written to the display.
Although this may seem like a very complicated way in which to access frame 2o buffers to simply provide a display which offers the same advantages as does a typical double buffered display system, the system of the present invention offers substantial advantages over prior art systems. Those skilled in the art will recognize that the operation of the display is particularly slow in the vertical direction using conventional frame buffers. The present invention offers 25 particular advantages in describing lines on the display which are other than horizontal. Far example, in a conventional arrangement, when a vertical line is 82225. P203 9 being written to the frame buffer, the addressing circuitry is used to write a first pixel on a first line. After that pixel has been written, the addressing circuitry may be used to access a second pixel on a next line. In the present invention, two different banks are involved so that a first pixel may be written to the first bank and before that operation is complete, a second pixel may be written to the second bank. This allows write operations to be interleaved for writing vertical or other non-horizontal lines to the frame buffer. Thus the writing of alternate banks in the same virtual frame buffers takes half as long as in a conventional double buffered system.
to The advantages are very apparent from a review of the timing diagrams for the operations. For example, as may be seen from the upper two lines of timing diagrams in Figure 3, in a typical frame buffer of the prior art, the read and write functions can only take place in a serial fashion. tVloreover, only one t5 of the two frame buffers may be addressed at one time sinc~ information cannot be written into the buffer which is being described on the display or a frame tear will occur. Figure 3 illustrates in the second line of the timing diagram the cycles required for sequential wrife accesses in a typical frame buffer operation.
2o On the other hand, in the arrangement of the present invention, because alternate rows of the virtual frame buffers appear in different banks of video random access nemory, when a write operation for a non-horizontal line occurs, for example, the information in sequential accesses is directed to different banks. Because different banks of memory are utilized for sequential 25 read or write operations, the periods in which these functions are accomplished may be overlapped. The middle pair df timing diagrams in Fgure 3 illustrate 82225.P2Q3 to this. A write operation occurs, and the information is available on the access lines. Once the first write has begun, a second write operation to the other bank of memory may commence and overlap the write operation to the first memory bank. Moreover, it is also possible to write to each of the two banks in parallel as illustrated in the lowest pair of timing diagrams in Figure 3. This, however, requires somewhat more complicated accessing circuitry. Thus, as is clear from the timing diagrams shown in Figure 3, the operations of the frame buffers of this invention may occur in approximately half the time required to accomplish the same functions in a typical double buffered system of the prior art.
Figure 2 illustrates circuitry in accordance with the present invention for accessing the banks of memory used for the virtual frame buffers to provide interleaved random access operations. As may be seen, in accessing the memory banks for either of the two ports, the buffer select signal (which may be a single bit signifying one or the other of the two virtual frame buffers) and the least significant bit of the Y address are transferred to an exclusive OR
(XOR) gate 22. If the least significant bit of the Y address ends in a zero, the buffer select value will be transferred to accomplish the selection. If, on the other hand, the least significant bit of the Y address is a one, the value of the buffer select signal is complemented. Since every other Y address to a normal frame buffer ends in a one while the lines between end in zeroes, every other line will have its buffer select address complemented. This complementing provides access on a line by line basis which alternates between the two banks.
2~~~?~:~
To write the information to the output display, the display buffer select signal is transferred to an exclusive OR circuit 23 along with the lowest order bit furnished by the display line counter. The value produced by this operation is used to select the proper bank of memory for the line to be transferred to the display.
Although the present invention has been described in terms of a preferred embodiment, it will be appreciated that various modifications and alterations might be made by those skilled in the art without departing from the t 0 spirit and scope of the invention. The invention should therefore be measured in terms of the claims which follow.
82225.P203 12
Claims (10)
1. A double-buffered frame buffer system for writing to an output display comprising:
a first bank of two-ported video random access memory for furnishing portions of a first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in a second frame of information not being currently furnished to the output display, wherein each frame includes all lines of a complete display image, such that said first and second ports of said first bank are concurrently used for receiving and outputting information;
a second bank of two-ported video random access memory for furnishing all remaining portions of said first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in said second frame of information not being currently furnished to the output display such that said first and second ports of said second bank are concurrently used for receiving and outputting information;
said first and second banks simultaneously storing all information corresponding to said first frame and portions of said second frame;
means for alternatively addressing said first and second banks of memory as each line in said first frame is written to the output display, said first frame having its lines interleaved between said first and second banks of said memory;
means for addressing said first and second banks of memory to write information to update lines in said second frame not being currently furnished to the output display, said second frame having its lines interleaved between said first and second banks of said memory; and means for controlling the writing of lines in said first frame of information to the output display by selecting alternate lines constituting said first frame from said first bank and said second bank.
a first bank of two-ported video random access memory for furnishing portions of a first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in a second frame of information not being currently furnished to the output display, wherein each frame includes all lines of a complete display image, such that said first and second ports of said first bank are concurrently used for receiving and outputting information;
a second bank of two-ported video random access memory for furnishing all remaining portions of said first frame of information to the output display through its first port and for concurrently receiving information through its second port to update lines in said second frame of information not being currently furnished to the output display such that said first and second ports of said second bank are concurrently used for receiving and outputting information;
said first and second banks simultaneously storing all information corresponding to said first frame and portions of said second frame;
means for alternatively addressing said first and second banks of memory as each line in said first frame is written to the output display, said first frame having its lines interleaved between said first and second banks of said memory;
means for addressing said first and second banks of memory to write information to update lines in said second frame not being currently furnished to the output display, said second frame having its lines interleaved between said first and second banks of said memory; and means for controlling the writing of lines in said first frame of information to the output display by selecting alternate lines constituting said first frame from said first bank and said second bank.
2. The system of claim 1 in which the means for alternatively addressing said first and second banks of memory comprises means for selecting every other line from one of the first and second memory banks.
3. The system of claim 1 in which the means for selecting every other line from one of the first and second memory banks comprises means for complementing a buffer select value on alternate lines of a frame.
4. The system of claim 1 further comprising means for storing a frame to be displayed in interleaved lines of the first and second memory banks of memory.
5. The system of claim 4 in which the means for storing comprises means for storing every other line of the frame to be displayed in one of the first and second memory banks.
6. The system of claim 5 in which the means for storing every other line from one of the first and second memory bank comprises means for complementing a buffer select value on alternative lines of a frame.
7. A double-buffered frame buffer system for writing to a video display system, comprising:
first and second banks of two-port video random access memory, said first and second banks each having first and second ports, with the first and second ports of the first bank configured for concurrently receiving and outputting video display information;
an element for storing entire first and second frames of video display information in said banks, with said first and second frames each having lines interleaved between said first and second banks and wherein each frame includes all lines of a completed display image;
an element for reading said first frame video display information from said first and second banks; and an element for updating a portion of said second frame video display information stored in said first and second banks, said means for updating a portion of said second frame operating concurrently with said means for reading said first frame.
first and second banks of two-port video random access memory, said first and second banks each having first and second ports, with the first and second ports of the first bank configured for concurrently receiving and outputting video display information;
an element for storing entire first and second frames of video display information in said banks, with said first and second frames each having lines interleaved between said first and second banks and wherein each frame includes all lines of a completed display image;
an element for reading said first frame video display information from said first and second banks; and an element for updating a portion of said second frame video display information stored in said first and second banks, said means for updating a portion of said second frame operating concurrently with said means for reading said first frame.
8. A double-buffered method for writing to a video display system having first and second banks of two-port video display random access memory, comprising the steps of:
storing entire first and second frames of video display information in said first and second banks, with said first and second frames each having lines interleaved between said first and second banks and wherein each frame includes all lines of a complete display image, said first and second banks each having first and second ports, with the first and second ports of the first bank configured for concurrently receiving and outputting video display information;
reading said first frame of a video display information from said first and second banks, and updating a portion of said second frame of video display information, said step of updating a portion of said second frame being performed concurrently with said step of reading said first frame.
storing entire first and second frames of video display information in said first and second banks, with said first and second frames each having lines interleaved between said first and second banks and wherein each frame includes all lines of a complete display image, said first and second banks each having first and second ports, with the first and second ports of the first bank configured for concurrently receiving and outputting video display information;
reading said first frame of a video display information from said first and second banks, and updating a portion of said second frame of video display information, said step of updating a portion of said second frame being performed concurrently with said step of reading said first frame.
9. The method of claim 8, wherein said step of updating said second frame of video display information includes the step of updating video display information stored in said first bank while concurrently updating video display information stored in said second bank.
10. A double-buffered frame buffer system for writing to an output display comprising:
a first bank of two-ported video random access memory for furnishing portions of a first frame with information to the output display through a first port and for concurrently receiving information through a second port to update lines in a second frame of information not being currently furnished to the output display, wherein each frame includes all lines of a complete display image and the first and second ports of the first bank are concurrently used for receiving and outputting information;
a second bank of two-ported video random access memory for furnishing all remaining portions of the first frame of information to the output display through a first port and for concurrently receiving information through a second port to update lines in the second frame of information not being currently furnished to the output display with the first and second ports of the second bank concurrently used for receiving and outputting information;
said first and second banks simultaneously storing all information corresponding to the first frame and portions of the second frame;
a bank select unit connected to the second ports of the first and second banks, said bank select unit receiving the first and second frames of information and routing portions of the first and second frames to the first and second banks;
a multiplexer having first and second inputs connected, respectively, to the first ports of the first and second banks for receiving information therefrom and for selectively outputting information either from the first bank or the second bank in accordance with a display buffer select value;
a display control circuit, connected to an output of said multiplexer, for receiving information therefrom; and an output display buffer for receiving information from the display control circuit and for routing said information to the output display
a first bank of two-ported video random access memory for furnishing portions of a first frame with information to the output display through a first port and for concurrently receiving information through a second port to update lines in a second frame of information not being currently furnished to the output display, wherein each frame includes all lines of a complete display image and the first and second ports of the first bank are concurrently used for receiving and outputting information;
a second bank of two-ported video random access memory for furnishing all remaining portions of the first frame of information to the output display through a first port and for concurrently receiving information through a second port to update lines in the second frame of information not being currently furnished to the output display with the first and second ports of the second bank concurrently used for receiving and outputting information;
said first and second banks simultaneously storing all information corresponding to the first frame and portions of the second frame;
a bank select unit connected to the second ports of the first and second banks, said bank select unit receiving the first and second frames of information and routing portions of the first and second frames to the first and second banks;
a multiplexer having first and second inputs connected, respectively, to the first ports of the first and second banks for receiving information therefrom and for selectively outputting information either from the first bank or the second bank in accordance with a display buffer select value;
a display control circuit, connected to an output of said multiplexer, for receiving information therefrom; and an output display buffer for receiving information from the display control circuit and for routing said information to the output display
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US63201690A | 1990-12-21 | 1990-12-21 | |
| US632,016 | 1990-12-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2058251A1 CA2058251A1 (en) | 1992-06-22 |
| CA2058251C true CA2058251C (en) | 2002-04-23 |
Family
ID=24533733
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002058251A Expired - Fee Related CA2058251C (en) | 1990-12-21 | 1991-12-20 | Method and apparatus for increasing the speed of operation of a double buffered display system |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5587726A (en) |
| EP (1) | EP0492938B1 (en) |
| JP (1) | JP3243724B2 (en) |
| KR (1) | KR960004652B1 (en) |
| CA (1) | CA2058251C (en) |
| DE (1) | DE69114825T2 (en) |
Families Citing this family (64)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5142276A (en) * | 1990-12-21 | 1992-08-25 | Sun Microsystems, Inc. | Method and apparatus for arranging access of vram to provide accelerated writing of vertical lines to an output display |
| CA2141607A1 (en) * | 1992-08-10 | 1994-02-17 | Charlie Kellner | System and method of selecting among multiple data streams |
| DE69430982T2 (en) * | 1993-12-09 | 2003-03-13 | Sun Microsystems Inc | Interleaving pixel data for a representation storage interface |
| US5430294A (en) * | 1994-04-19 | 1995-07-04 | Mears; Christopher L. | Staring focal plane array architecture for multiple applications |
| JPH08160939A (en) * | 1994-11-30 | 1996-06-21 | Nec Corp | Buffer circuit for fetching digital video data |
| JPH08272344A (en) * | 1995-03-29 | 1996-10-18 | Hitachi Ltd | High speed picture display device and method therefor |
| DE19516667A1 (en) * | 1995-05-05 | 1996-11-14 | Siemens Ag | Storage management procedures |
| JPH11510620A (en) * | 1995-08-08 | 1999-09-14 | シーラス ロジック，インコーポレイテッド | Integrated system / frame buffer memory and system, and methods of using them |
| KR970049406A (en) * | 1995-12-15 | 1997-07-29 | 김광호 | Image processing device with graphic overlay speed improvement |
| US5793658A (en) * | 1996-01-17 | 1998-08-11 | Digital Equipment Coporation | Method and apparatus for viedo compression and decompression using high speed discrete cosine transform |
| JP3227086B2 (en) * | 1996-02-01 | 2001-11-12 | 基弘 栗須 | TV on-screen display device |
| US5808629A (en) * | 1996-02-06 | 1998-09-15 | Cirrus Logic, Inc. | Apparatus, systems and methods for controlling tearing during the display of data in multimedia data processing and display systems |
| US5900885A (en) * | 1996-09-03 | 1999-05-04 | Compaq Computer Corp. | Composite video buffer including incremental video buffer |
| JPH1078770A (en) * | 1996-09-05 | 1998-03-24 | Fujitsu Ltd | Display control device |
| US5929868A (en) * | 1996-09-27 | 1999-07-27 | Apple Computer, Inc. | Method and apparatus for computer display memory management |
| US6091783A (en) * | 1997-04-25 | 2000-07-18 | International Business Machines Corporation | High speed digital data transmission by separately clocking and recombining interleaved data subgroups |
| JP2001195053A (en) * | 2000-01-06 | 2001-07-19 | Internatl Business Mach Corp <Ibm> | Monitor system, liquid crystal display device, display device, and image display method of display device |
| US6573901B1 (en) | 2000-09-25 | 2003-06-03 | Seiko Epson Corporation | Video display controller with improved half-frame buffer |
| GB2370681B (en) | 2000-10-04 | 2004-03-03 | Global Silicon Ltd | Replaying digital media |
| FI115802B (en) * | 2000-12-04 | 2005-07-15 | Nokia Corp | Refresh the photo frames on the memory display |
| KR100372084B1 (en) * | 2001-01-29 | 2003-02-14 | 한국과학기술원 | Low Power Memory storing method for compressed MPEG Image and its frame buffer structure |
| US6756987B2 (en) * | 2001-04-20 | 2004-06-29 | Hewlett-Packard Development Company, L.P. | Method and apparatus for interleaving read and write accesses to a frame buffer |
| US7038689B2 (en) * | 2002-02-19 | 2006-05-02 | Intel Corporation | Sparse refresh double-buffering |
| US7064765B2 (en) * | 2002-06-24 | 2006-06-20 | Hewlett-Packard Development Company, L.P. | System and method for grabbing frames of graphical data |
| TW585311U (en) * | 2003-01-21 | 2004-04-21 | Animation Technologies Inc | Image playing apparatus of electronic device |
| US20060007235A1 (en) * | 2004-07-12 | 2006-01-12 | Hua-Chang Chi | Method of accessing frame data and data accessing device thereof |
| JP2007053536A (en) * | 2005-08-17 | 2007-03-01 | Winbond Electron Corp | Buffer memory system for raster/block conversion of encoding processor for image signal |
| CN101496387B (en) | 2006-03-06 | 2012-09-05 | 思科技术公司 | System and method for access authentication in a mobile wireless network |
| JP4968778B2 (en) * | 2006-11-27 | 2012-07-04 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit for display control |
| US8102401B2 (en) * | 2007-04-25 | 2012-01-24 | Atmel Corporation | Display controller operating mode using multiple data buffers |
| US8797377B2 (en) | 2008-02-14 | 2014-08-05 | Cisco Technology, Inc. | Method and system for videoconference configuration |
| US8694658B2 (en) | 2008-09-19 | 2014-04-08 | Cisco Technology, Inc. | System and method for enabling communication sessions in a network environment |
| US8659637B2 (en) | 2009-03-09 | 2014-02-25 | Cisco Technology, Inc. | System and method for providing three dimensional video conferencing in a network environment |
| US8659639B2 (en) | 2009-05-29 | 2014-02-25 | Cisco Technology, Inc. | System and method for extending communications between participants in a conferencing environment |
| US9082297B2 (en) | 2009-08-11 | 2015-07-14 | Cisco Technology, Inc. | System and method for verifying parameters in an audiovisual environment |
| WO2011104582A1 (en) | 2010-02-25 | 2011-09-01 | Nokia Corporation | Apparatus, display module and methods for controlling the loading of frames to a display module |
| US9225916B2 (en) | 2010-03-18 | 2015-12-29 | Cisco Technology, Inc. | System and method for enhancing video images in a conferencing environment |
| US9313452B2 (en) | 2010-05-17 | 2016-04-12 | Cisco Technology, Inc. | System and method for providing retracting optics in a video conferencing environment |
| US8896655B2 (en) | 2010-08-31 | 2014-11-25 | Cisco Technology, Inc. | System and method for providing depth adaptive video conferencing |
| US8599934B2 (en) | 2010-09-08 | 2013-12-03 | Cisco Technology, Inc. | System and method for skip coding during video conferencing in a network environment |
| US8564603B2 (en) * | 2010-10-24 | 2013-10-22 | Himax Technologies Limited | Apparatus for controlling memory device and related method |
| US8599865B2 (en) | 2010-10-26 | 2013-12-03 | Cisco Technology, Inc. | System and method for provisioning flows in a mobile network environment |
| US8699457B2 (en) | 2010-11-03 | 2014-04-15 | Cisco Technology, Inc. | System and method for managing flows in a mobile network environment |
| US9338394B2 (en) | 2010-11-15 | 2016-05-10 | Cisco Technology, Inc. | System and method for providing enhanced audio in a video environment |
| US9143725B2 (en) | 2010-11-15 | 2015-09-22 | Cisco Technology, Inc. | System and method for providing enhanced graphics in a video environment |
| US8902244B2 (en) | 2010-11-15 | 2014-12-02 | Cisco Technology, Inc. | System and method for providing enhanced graphics in a video environment |
| US8730297B2 (en) | 2010-11-15 | 2014-05-20 | Cisco Technology, Inc. | System and method for providing camera functions in a video environment |
| US8542264B2 (en) | 2010-11-18 | 2013-09-24 | Cisco Technology, Inc. | System and method for managing optics in a video environment |
| US8723914B2 (en) | 2010-11-19 | 2014-05-13 | Cisco Technology, Inc. | System and method for providing enhanced video processing in a network environment |
| US9111138B2 (en) | 2010-11-30 | 2015-08-18 | Cisco Technology, Inc. | System and method for gesture interface control |
| US8692862B2 (en) | 2011-02-28 | 2014-04-08 | Cisco Technology, Inc. | System and method for selection of video data in a video conference environment |
| US8670019B2 (en) | 2011-04-28 | 2014-03-11 | Cisco Technology, Inc. | System and method for providing enhanced eye gaze in a video conferencing environment |
| US8786631B1 (en) * | 2011-04-30 | 2014-07-22 | Cisco Technology, Inc. | System and method for transferring transparency information in a video environment |
| US8934026B2 (en) | 2011-05-12 | 2015-01-13 | Cisco Technology, Inc. | System and method for video coding in a dynamic environment |
| US11048410B2 (en) | 2011-08-24 | 2021-06-29 | Rambus Inc. | Distributed procedure execution and file systems on a memory interface |
| US9098209B2 (en) | 2011-08-24 | 2015-08-04 | Rambus Inc. | Communication via a memory interface |
| WO2013028854A1 (en) | 2011-08-24 | 2013-02-28 | Rambus Inc. | Methods and systems for mapping a peripheral function onto a legacy memory interface |
| US8947493B2 (en) | 2011-11-16 | 2015-02-03 | Cisco Technology, Inc. | System and method for alerting a participant in a video conference |
| US8682087B2 (en) | 2011-12-19 | 2014-03-25 | Cisco Technology, Inc. | System and method for depth-guided image filtering in a video conference environment |
| US9681154B2 (en) | 2012-12-06 | 2017-06-13 | Patent Capital Group | System and method for depth-guided filtering in a video conference environment |
| US9843621B2 (en) | 2013-05-17 | 2017-12-12 | Cisco Technology, Inc. | Calendaring activities based on communication processing |
| JP2017097226A (en) * | 2015-11-26 | 2017-06-01 | キヤノン株式会社 | Image processing device, control method of the same, and program |
| US10938739B1 (en) * | 2018-11-09 | 2021-03-02 | Innovium, Inc. | Efficient buffer utilization for network data units |
| CN113066450B (en) * | 2021-03-16 | 2022-01-25 | 长沙景嘉微电子股份有限公司 | Image display method, device, electronic equipment and storage medium |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5711390A (en) * | 1980-06-24 | 1982-01-21 | Nintendo Co Ltd | Scanning display indication controller |
| DE3543911A1 (en) * | 1984-12-14 | 1986-06-26 | Mitsubishi Denki K.K., Tokio/Tokyo | DIGITAL DELAY UNIT |
| US4864517A (en) * | 1985-06-03 | 1989-09-05 | Computer Graphics Laboratories, Inc. | Graphics display system using frame buffers |
| EP0215984B1 (en) * | 1985-09-10 | 1990-06-27 | International Business Machines Corporation | Graphic display apparatus with combined bit buffer and character graphics store |
| US4742350A (en) * | 1986-02-14 | 1988-05-03 | International Business Machines Corporation | Software managed video synchronization generation |
| JP2575661B2 (en) * | 1986-08-13 | 1997-01-29 | キヤノン株式会社 | Image memory |
| US4818932A (en) * | 1986-09-25 | 1989-04-04 | Tektronix, Inc. | Concurrent memory access system |
| US4716460A (en) * | 1986-10-08 | 1987-12-29 | Sperry Corporation | Display refresh memory apparatus utilizing one half frame updating |
| US4933846A (en) * | 1987-04-24 | 1990-06-12 | Network Systems Corporation | Network communications adapter with dual interleaved memory banks servicing multiple processors |
| US4758881A (en) * | 1987-06-02 | 1988-07-19 | Eastman Kodak Company | Still video frame store memory |
| GB2207840B (en) * | 1987-08-07 | 1991-09-25 | Philips Electronic Associated | Method of and apparatus for modifying data stored in a random access memory |
| US5161221A (en) * | 1988-12-12 | 1992-11-03 | Eastman Kodak Company | Multi-memory bank system for receiving continuous serial data stream and monitoring same to control bank switching without interrupting continuous data flow rate |
-
1991
- 1991-12-17 EP EP91311711A patent/EP0492938B1/en not_active Expired - Lifetime
- 1991-12-17 DE DE69114825T patent/DE69114825T2/en not_active Expired - Fee Related
- 1991-12-20 JP JP35440691A patent/JP3243724B2/en not_active Expired - Fee Related
- 1991-12-20 CA CA002058251A patent/CA2058251C/en not_active Expired - Fee Related
- 1991-12-21 KR KR1019910023790A patent/KR960004652B1/en not_active IP Right Cessation
-
1994
- 1994-10-06 US US08/319,474 patent/US5587726A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0492938A2 (en) | 1992-07-01 |
| CA2058251A1 (en) | 1992-06-22 |
| EP0492938B1 (en) | 1995-11-22 |
| JP3243724B2 (en) | 2002-01-07 |
| JPH06138856A (en) | 1994-05-20 |
| EP0492938A3 (en) | 1993-06-16 |
| DE69114825T2 (en) | 1996-08-08 |
| KR920013134A (en) | 1992-07-28 |
| DE69114825D1 (en) | 1996-01-04 |
| US5587726A (en) | 1996-12-24 |
| KR960004652B1 (en) | 1996-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2058251C (en) | Method and apparatus for increasing the speed of operation of a double buffered display system | |
| EP0492939B1 (en) | Method and apparatus for arranging access of VRAM to provide accelerated writing of vertical lines to an output display | |
| US5742788A (en) | Method and apparatus for providing a configurable display memory for single buffered and double buffered application programs to be run singly or simultaneously | |
| EP0398510B1 (en) | Video random access memory | |
| US5442748A (en) | Architecture of output switching circuitry for frame buffer | |
| JPH10505935A (en) | Improved memory architecture and devices, systems and methods utilizing the same | |
| JPS6038712B2 (en) | Image rotation device for display | |
| KR100196686B1 (en) | Apparatus for fast copy between frame buffers in a double buffered output display system | |
| US5257237A (en) | SAM data selection on dual-ported DRAM devices | |
| EP0166739A4 (en) | Semiconductor memory device for serial scan applications. | |
| US5486844A (en) | Method and apparatus for superimposing displayed images | |
| JPH08505244A (en) | Method and apparatus for increasing scroll rate in a frame buffer system designed for windowing | |
| KR100472478B1 (en) | Method and apparatus for controlling memory access | |
| JP2794481B2 (en) | Display system | |
| JP2907630B2 (en) | Frame memory controller | |
| JP2735058B2 (en) | Video display memory | |
| GB2203317A (en) | Display system | |
| US5812829A (en) | Image display control system and memory control capable of freely forming display images in various desired display modes | |
| JPH075857A (en) | Data display device | |
| GB2270450A (en) | Intergrated apparatus for displaying a plurality of modes of color information on a computer output display | |
| JPH09259035A (en) | Semiconductor storage device for picture transformation processing | |
| JPH0719136B2 (en) | Display device | |
| JPH04295891A (en) | Video memory | |
| JPS6314193A (en) | Image display system | |
| JPS6040034B2 (en) | display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |