CA2068270A1 - Compact device for correcting a header error in atm cells - Google Patents

Compact device for correcting a header error in atm cells

Info

Publication number
CA2068270A1
CA2068270A1 CA2068270A CA2068270A CA2068270A1 CA 2068270 A1 CA2068270 A1 CA 2068270A1 CA 2068270 A CA2068270 A CA 2068270A CA 2068270 A CA2068270 A CA 2068270A CA 2068270 A1 CA2068270 A1 CA 2068270A1
Authority
CA
Canada
Prior art keywords
header
error
original
control signal
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2068270A
Other languages
French (fr)
Other versions
CA2068270C (en
Inventor
Takashi Miyazono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Takashi Miyazono
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Takashi Miyazono, Nec Corporation filed Critical Takashi Miyazono
Publication of CA2068270A1 publication Critical patent/CA2068270A1/en
Application granted granted Critical
Publication of CA2068270C publication Critical patent/CA2068270C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0072—Error control for data other than payload data, e.g. control data
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
    • H04L1/0083—Formatting with frames or packets; Protocol or part of protocol for error control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647—Cell loss

Abstract

In a device controlled by an original control signal for correcting a header error in an original STM
signal comprising first through P-th header blocks and an HEC (header error check) block, each header block comprising first through N-th ATM cell header units, the HEC block comprising first through N-th ATM cell HEC
units, a delay circuit (49) produces a delayed STM signal (S') by giving the original STM signal (S) a delay equal to (P x N) times an interval of each of the header and the HEC units. Another delay circuit (51) produces a delayed control signal (C') by giving the original control signal (C) the delay. In accordance with an n-th check result produced by an error checking section (43, 45, 47) controlled by the original control signal to check the header error in the original STM signal, an error correcting section (53, 55, 59, 61) corrects the header error in connection with an n-th ATM cell header unit of a p-th header block of the delayed STM signal when the delayed control signal indicates the n-th ATM
cell header unit of the p-th header block, where n and p are variable between 1 and N (both inclusive) and between 1 and P (both inclusive), respectively.
CA002068270A 1991-05-10 1992-05-08 Compact device for correcting a header error in atm cells Expired - Fee Related CA2068270C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3105836A JPH04334234A (en) 1991-05-10 1991-05-10 Multiprocessing type atm cell error correcting circuit
JP105836/1991 1991-05-10

Publications (2)

Publication Number Publication Date
CA2068270A1 true CA2068270A1 (en) 1992-11-11
CA2068270C CA2068270C (en) 1997-12-30

Family

ID=14418122

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002068270A Expired - Fee Related CA2068270C (en) 1991-05-10 1992-05-08 Compact device for correcting a header error in atm cells

Country Status (3)

Country Link
US (1) US5383203A (en)
JP (1) JPH04334234A (en)
CA (1) CA2068270C (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2068105B1 (en) * 1992-11-30 1995-11-01 Alcatel Standard Electrica METHOD AND DEVICE FOR DETECTION AND CORRECTION OF ERRORS IN ATM CELL HEADERS.
JP3454962B2 (en) * 1995-03-23 2003-10-06 株式会社東芝 Error correction code encoder and decoder
FR2735889B1 (en) * 1995-06-22 1997-09-05 Sgs Thomson Microelectronics SYNDROME CALCULATION CIRCUIT
US6728921B1 (en) 1996-05-31 2004-04-27 Nortel Networks Limited Cell based data transmission method
GB2313748B (en) 1996-05-31 2000-12-20 Northern Telecom Ltd Cell based data transmission method
US6628641B1 (en) * 1997-12-24 2003-09-30 Nortel Networks Limited Header error detection for wireless data cells
US5923681A (en) * 1998-02-24 1999-07-13 Tektronix, Inc. Parallel synchronous header correction machine for ATM
US7103635B2 (en) * 2000-01-28 2006-09-05 Lucent Technologies Inc. Really simple mail transport protocol
US6779150B1 (en) * 2000-12-21 2004-08-17 Emc Corporation CRC error detection system and method
US6868516B1 (en) 2000-12-21 2005-03-15 Emc Corporation Method for validating write data to a memory
US7400627B2 (en) * 2003-06-05 2008-07-15 Brooktree Broadband Holding, Inc. ATM header compression using hash tables
JP5982869B2 (en) * 2012-02-28 2016-08-31 富士ゼロックス株式会社 Transmission / reception system and program

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4397020A (en) * 1980-09-11 1983-08-02 Bell Telephone Laboratories, Incorporated Error monitoring in digital transmission systems
US4700350A (en) * 1986-10-07 1987-10-13 Douglas Phillip N Multiple phase CRC generator
EP0455827B1 (en) * 1989-11-29 1997-01-29 Fujitsu Limited Changing over method for doubled atm switch system
EP0483788B1 (en) * 1990-10-31 1998-09-09 Nec Corporation A synchronous terminal station system
CA2059396C (en) * 1991-01-16 1996-10-22 Hiroshi Yamashita Compact device for checking a header error in asynchronous transfer mode cells

Also Published As

Publication number Publication date
US5383203A (en) 1995-01-17
CA2068270C (en) 1997-12-30
JPH04334234A (en) 1992-11-20

Similar Documents

Publication Publication Date Title
CA2068270A1 (en) Compact device for correcting a header error in atm cells
CA2038592A1 (en) Synchronization circuit
CA2055396A1 (en) Delay distortion suppressing system for asynchronous transfer mode (atm) communication system
CA2010393A1 (en) Communication switching system
CA2317637A1 (en) Method for providing bandwidth and delay guarantees in a crossbar switch with speedup
CA2019368A1 (en) Atm switching system having dual atm switch structure
CA2049366A1 (en) Atm switch and control method thereof
CA2220889A1 (en) Switch control circuit and switch control method of atm switchboard
CA2240472A1 (en) Atm dynamic connection bandwidth control
CA2011174A1 (en) Self-routing switching system having dual self-routing switch module network structure
CA2206677A1 (en) Burst-error resistant atm microwave link and network
CA2151181A1 (en) Multicast shared memory
CA2062855A1 (en) Cyclic redundancy check operating method and a head error checker synchronizing unit in an asynchronous transfer mode switching method
WO1997044724A3 (en) Flow control algorithm for high speed networks
WO1998027661A3 (en) Cell loss balance system and method for digital network
CA2098358A1 (en) Optical Switch for Fast Cell-Switching Networks
CA2059396A1 (en) Compact device for checking a header error in asynchronous transfer mode cells
CA2257035A1 (en) Method and network component for switching low bit rate connections between input modules and output modules in a communication network
CA2271142A1 (en) System and method for atm cbr timing recovery
EP0720324A3 (en) Device and method for switching control in a communication network
CA2074413A1 (en) Accounting system and method for atm network
JPS6416045A (en) Exchange network control method and circuit arrangement
CA2075027A1 (en) Concentrator-based growable packet switch
CA2032301A1 (en) Method and a system of smoothing and control of asynchronous time communication outputs
CA2148995A1 (en) Method for synchronizing redundantly transmitted message cell streams

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed