CA2118649C - Interconnection structure of electronic parts - Google Patents
Interconnection structure of electronic parts Download PDFInfo
- Publication number
- CA2118649C CA2118649C CA002118649A CA2118649A CA2118649C CA 2118649 C CA2118649 C CA 2118649C CA 002118649 A CA002118649 A CA 002118649A CA 2118649 A CA2118649 A CA 2118649A CA 2118649 C CA2118649 C CA 2118649C
- Authority
- CA
- Canada
- Prior art keywords
- solder
- interconnection structure
- core members
- electronic part
- core member
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13017—Shape in side view being non uniform along the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/1031—Surface mounted metallic connector elements
- H05K2201/10318—Surface mounted metallic pins
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Abstract
An interconnection structure is provided which is simple in structure and is easily manufactured and in which stress generated in solder bumps is minimized. Pads of a semiconductor chip and pads of a substrate are connected to each other by solder bumps. The solder bumps are hourglass-shaped. Metal core members are provided in the solder bumps, respectively. The core member is constituted with a circular bottom portion and a circular pin portion. The core member is soldered to the pad of the semiconductor chip by solder.
Description
~1186~9 INTERCONNECTION STRUCTURE OF ELECTRONIC PARTS
Background of the Invention The present invention relates to an interconnection structure of electronic parts and, particularly, to an interconnection structure of electronic parts using solder bumps.
By using an interconnection technology using solder bumps, a number of connection terminals can be interconnected at once. Therefore, such technology is suitable for interconnecting electronic parts each having a number of connection terminals and has been used widely in interconnecting LSI chips having, for example, several hundreds of connecting terminals.
It has been known that, in a case where a bare-chip is connected to a substrate by using solder bumps, fault of connecting portions occurs frequently. Bare-chip is an LSI chip not covered with insulating material. The reason for such fault is a difference in thermal expansion coefficient between the LSI chip and the substrate on which the LSI chip is mounted. The LSI chip generates heat during its operation with which the LSI chip and the substrate mounting the chip are expanded. Since thermal expansion coefficients of them are different, stress is generated in the solder bumps interconnecting the LSI
chip and the substrate. This stress is generated during 2I18fi49 operation of the LSI chip and disappears when the chip is inoperative. Therefore, generation of stress in the solder bumps is repeated, with which fatigue of the solder bumps occurs, leading to destruction thereof. As a result, the connecting portion or portions between the LSI chip and the substrate shall be broken.
An example of technique for preventing such fault of the interconnection structure is disclosed in N. Matsui, et al. "VLSI CHIP INTERCONNECTION TECHNOLOGY USING STACKED
SOLDER BUMPS", pp. 573 to 578, Proc. IEEE 37th Electronic Components Conf. In the technique disclosed in this article, stress in the solder bumps is reduced by stacking a plurality of solder bumps.
In this technique, however, the structure of the solder bumps is very complicated and difficult to manufacture.
Summary of the Invention An object of the present invention is to provide an interconnection structure of electronic parts which is simple in structure and manufacture and in which stress to be generated in solder bumps is minimized.
In order to achieve the above object, each of solder bumps constituting the interconnection structure is provided-therein with a core member of metal.
In an embodiment of the present invention, each solder bump having the core member is hourglass-shaped.
Background of the Invention The present invention relates to an interconnection structure of electronic parts and, particularly, to an interconnection structure of electronic parts using solder bumps.
By using an interconnection technology using solder bumps, a number of connection terminals can be interconnected at once. Therefore, such technology is suitable for interconnecting electronic parts each having a number of connection terminals and has been used widely in interconnecting LSI chips having, for example, several hundreds of connecting terminals.
It has been known that, in a case where a bare-chip is connected to a substrate by using solder bumps, fault of connecting portions occurs frequently. Bare-chip is an LSI chip not covered with insulating material. The reason for such fault is a difference in thermal expansion coefficient between the LSI chip and the substrate on which the LSI chip is mounted. The LSI chip generates heat during its operation with which the LSI chip and the substrate mounting the chip are expanded. Since thermal expansion coefficients of them are different, stress is generated in the solder bumps interconnecting the LSI
chip and the substrate. This stress is generated during 2I18fi49 operation of the LSI chip and disappears when the chip is inoperative. Therefore, generation of stress in the solder bumps is repeated, with which fatigue of the solder bumps occurs, leading to destruction thereof. As a result, the connecting portion or portions between the LSI chip and the substrate shall be broken.
An example of technique for preventing such fault of the interconnection structure is disclosed in N. Matsui, et al. "VLSI CHIP INTERCONNECTION TECHNOLOGY USING STACKED
SOLDER BUMPS", pp. 573 to 578, Proc. IEEE 37th Electronic Components Conf. In the technique disclosed in this article, stress in the solder bumps is reduced by stacking a plurality of solder bumps.
In this technique, however, the structure of the solder bumps is very complicated and difficult to manufacture.
Summary of the Invention An object of the present invention is to provide an interconnection structure of electronic parts which is simple in structure and manufacture and in which stress to be generated in solder bumps is minimized.
In order to achieve the above object, each of solder bumps constituting the interconnection structure is provided-therein with a core member of metal.
In an embodiment of the present invention, each solder bump having the core member is hourglass-shaped.
In another embodiment of the present invention, the core member has a configuration which is variable according to specific application thereof.
According to one aspect of the invention, there is provided an interconnection structure for electronic parts, comprising: solder bumps for providing electrical paths between a first electronic part to a second electronic part, each said solder bump being hourglass-shaped; and core members provided in said solder bumps, respectively, wherein each of said core members provides a portion only of each of said electrical paths between said first electronic part and said second electronic part .
According to another aspect of the present invention, an interconnection method for interconnecting electronic parts is provided, which comprises the first step of mounting a core member on each pad of a first electronic part, the second step of painting each pad of a second electronic part with a predetermined amount of solder paste, the third step of burying the core member in the solder paste and the fourth step of heating and melting the solder paste, cooling and solidifying it. The amount of solder paste, in this method, is determined such that, when melted in the fourth step, the solder paste provides an hourglass-shape by surface tension.
According to a further aspect of the present invention, an interconnection method for interconnecting electronic parts is provided, which comprises the first step f l 21 ~8S~g - 3a -of mounting a core member on each pad of a first electronic part, the second step of inserting an annular shaped solder into the core member, the third step of positioning the first electronic part on a second electronic part such that the core members are aligned with the respective pads of the second electronic part and the fourth step of heating and melting the annular solders, cooling and solidifying them, An amount of solder forming each annular solder, ~~.18~~9 in this method, is determined such that, when melted in the fourth step, the solder provides an hourglass-shape by surface tension.
A semiconductor device to be interconnected by using the interconnection structure according to the present invention includes a LSI bare-chip and core members mounted on pads of the LSI bare-chip. Each core member is given an amount of solder material which is enough to form a hourglass-shaped solder bump is formed when reflown.
Brief Description of the Drawings Other objects, features and advantages of the present invention will become more apparent when the following description is read in conjunction with the accompanying drawings, wherein:
Fig. 1 shows an interconnection structure for electronic parts, according to a first embodiment of the present invention;
Fig. 2 shows a structure of a core member 4 in more detail;
Figs. 3 and 4 show a method of manufacturing the interconnection structure of electronic parts according to the first embodiment of the present invention;
Figs: 5(a) and 5(b) show a simulation setting condition for evaluating effectiveness of the inter-connection structure according to the first embodiment of the present invention;
According to one aspect of the invention, there is provided an interconnection structure for electronic parts, comprising: solder bumps for providing electrical paths between a first electronic part to a second electronic part, each said solder bump being hourglass-shaped; and core members provided in said solder bumps, respectively, wherein each of said core members provides a portion only of each of said electrical paths between said first electronic part and said second electronic part .
According to another aspect of the present invention, an interconnection method for interconnecting electronic parts is provided, which comprises the first step of mounting a core member on each pad of a first electronic part, the second step of painting each pad of a second electronic part with a predetermined amount of solder paste, the third step of burying the core member in the solder paste and the fourth step of heating and melting the solder paste, cooling and solidifying it. The amount of solder paste, in this method, is determined such that, when melted in the fourth step, the solder paste provides an hourglass-shape by surface tension.
According to a further aspect of the present invention, an interconnection method for interconnecting electronic parts is provided, which comprises the first step f l 21 ~8S~g - 3a -of mounting a core member on each pad of a first electronic part, the second step of inserting an annular shaped solder into the core member, the third step of positioning the first electronic part on a second electronic part such that the core members are aligned with the respective pads of the second electronic part and the fourth step of heating and melting the annular solders, cooling and solidifying them, An amount of solder forming each annular solder, ~~.18~~9 in this method, is determined such that, when melted in the fourth step, the solder provides an hourglass-shape by surface tension.
A semiconductor device to be interconnected by using the interconnection structure according to the present invention includes a LSI bare-chip and core members mounted on pads of the LSI bare-chip. Each core member is given an amount of solder material which is enough to form a hourglass-shaped solder bump is formed when reflown.
Brief Description of the Drawings Other objects, features and advantages of the present invention will become more apparent when the following description is read in conjunction with the accompanying drawings, wherein:
Fig. 1 shows an interconnection structure for electronic parts, according to a first embodiment of the present invention;
Fig. 2 shows a structure of a core member 4 in more detail;
Figs. 3 and 4 show a method of manufacturing the interconnection structure of electronic parts according to the first embodiment of the present invention;
Figs: 5(a) and 5(b) show a simulation setting condition for evaluating effectiveness of the inter-connection structure according to the first embodiment of the present invention;
Fig. 5(c) shows a result of simulation for evaluating effectiveness of the interconnection structure according to the first embodiment of the present invention;
Fig. 6 shows a structure of a core member 4 according to a second embodiment of the present invention;
Fig. 7 shows a method of manufacturing the inter-connection structure for electronic parts, according to a third embodiment of the present invention;
Fig. 8 shows a portion of an interconnection structure for electronic parts, according to a fourth embodiment of the present invention; and Fig. 9 shows the interconnection structure for electronic parts, accordin g to the fourth embodiment of the present invention.
In these figures, same reference numerals depict same constructive components, respectively.
Embodiment (First Embodiment A first embodiment of the present invention will be described with reference to Fig. 1.
Referring to Fig. 1, in an interconnection structure for electronic parts according to this embodiment, a semiconductor chip 1 and a substrate 2 are interconnected by solder bumps 3.
The semiconductor chip 1 is an LSI bare-chip. On one 2118fi49 surface of the semiconductor chip 1, a plurality of pads 5 are provided. These pads 5 are arranged in matrix. Each pad 5 is constituted with laminated circular metal layers each having diameter of 0.1 mm.
The substrate 2 includes a ceramic substrate 9 of mainly almina and an organic insulating layer 8 provided on the ceramic substrate 9. The organic insulating layer 8 is provided on a surface of the ceramic substrate 9 which faces to the semiconductor chip 1. On the organic insulating layer 8, a plurality of pads 6 are arranged in matrix. The pads 6 on the organic insulating layer 8 correspond, in position; to the pads 5 on the semiconductor chip 1, respectively. Each pad 6 is constituted with laminated circular metal layers each having diameter of 0.1 mm.
The solder bumps 3 interconnect the pads 5 of the semiconductor chip 1 and the pads 6 of the substrate 2 electrically and mechanically, respectively. Each solder bump 3 in hourglass-shaped.
A core member 4 is provided in each solder bump 3.
The core member 4 is mounted on each pad 5 of the semiconductor chip 1 by a solder 7. The solder 7 interconnects the pad 5 of the semiconductor chip 1 and the core member 4 electrically and mechanically.
Melting point of the solder 7 is higher than that of a solder 10 forming the solder bump 3.
21 I 8;64 g _7_ Configurations of the solder bump 3 and the core member 4 will be described in detail referring to Fig. 2 (a) ~ (c). Fig. 2 (a) ~ (c) shows the approximate configuration of the core member 4. Exact size of each portion of core member 4 is indicated by figures therein.
Referring to Fig. 2(a), the core member 4 is constituted with a circular bottom portion 41 and a circular pin portion 42. The bottom portion 41 and the pin portion 42 are formed integrally. A diameter L1 of the bottom portion 41 is 0.1 mm and a thickness L2 thereof is 0.015 mm. Height L3 of the pin portion 42 is 0.0875 mm and diameter L4 thereof is 0.047 mm. A vertical cross section of a portion connecting the bottom portion 41 and the pin portion 42 is rounded with radius R = 0.01 mm.
Referring to Fig. 2(b), diameter L8 of an upper and lower ends of the solder bump 3 is 0.1 mm and diameter L5 of an intermediate portion of the solder bump 3 is 0.074 mm.
Height L6 of the solder bump 3 is 0.1 mm.
Referring to Fig. 2(c), distance L7 between a lower end of the pin portion 42 and an upper surface of the pad 6 is 0.0125 mm.
Dimensions of the respective portions of the core member 4 mentioned above may be changed within suitable ranges, respectively. Height L3 of the pin portion 42 can be changed within a range from 0.05 mm to 0.1 mm, diameter L4 of the pin portion 42 can be changed within w..
~~~8~49 _8_ a range from 0.02 mm to 0.08 mm. Distance L7 between the lower end of the pin portion 42 and the upper surface of the pad 6 can be changed in a range from 0.01 mm to 0.02 mm.
Dimensions of the respective portions of the core member 4 should be set to values suitable for forming the solder bump 3. Describing this in detail, the dimensions of the respective portions of the core member 4 must be determined such that the solder bump 3, when melted, becomes hourglass-shape naturally by surface tension thereof. Therefore, the dimensions of the respective portions of the core member 4 depend upon properties of the solder 10 forming the solder bump 3.
Materials of the respective portions shown in Fig. 1 will be described.
The pads 5 and 6 are of gold or copper.
An example of material of the solder 7 is gold-tin solder, whose melting point is higher than that of the solder 10 forming the solder bump 3.
The core member 4 preferably satisfies the following two conditions. The first condition is that the thermal expansion coefficient of the material is smaller than that of the solder 10 forming the solder bump 3. It has been found by simulation that stress exerted on the connecting portion is reduced when the material of the core member 4 satisfies this condition. Materials satisfying this condition includes gold, silver, copper alloys, KUVAR, etc.
2I~8~49 The second condition is that the Young's modulus of the material is as great as possible. The first condition has priority over the second one. In other words, manufacturers applying this embodiment should adopt the material that has biggest Young's modulusamong the materials satisfying the first condition.
An example of the material of the solder 10 forming the solder bump 3 is eutectic solder material of tin and lead. The solder 10 must have melting point lower than that of the solder 7.
Suitable combinations of materials of various components mentioned above will be described.
When the material of the pad 5 is gold, the solder 7 is preferably a gold-tin solder. With this combination of materials, wettability of the solder 7 is improved.
When the core member 4 is of gold or silver, the solder 10 forming the solder bump 3 is preferably a tin-lead eutectic solder. This is because thermal expansion coefficient of the core member 4 becomes smaller than that of the solder bump 3.
When the core member 4 is of gold or silver and the solder 10 is of a tin-lead eutectic solder, the core member 4 is preferably plated with copper in order to prevent gold or silver from diffusing into the solder 10.
A method of forming the interconnection structure shown in Fig. 1 will be described with reference to Figs.
3 and 4.
~. 2118fi4~
In the first step shown in Fig. 3, the core members 4 are mounted on the pads 5 of the semiconductor chip 1 by reflowing the solder 7 painted on the pads 5. If necessary, the core members 4 are preliminarily plated with suitable material. This reflow-soldering is preferably performed without using flux so that fault of the semiconductor chip 1 to be caused by flux is prevented. The reflow-soldering without flux can be done in an atmospheric,gas such as nitrogen, and argon.
In the second step shown in Fig. 4(a), the pads 6 on the substrate 2 are painted with the solder 10 by using screen printing. An amount of. the solder 10 for each pad 6 is regulated such that the resultant solder bump 3, when melted, becomes a hourglass-shape.
An optimum amount of the solder 10 for each pad 6 depends upon the material of the solder l0 and dimensions of the respective portions of the core member 4.
Particularly, surface tension of the solder 10 when melted is a basic factor to be used in determining the optimum amount of the solder 10. The optimum amount of the solder 10 is difficult to determine theoretically and is determined according to experiments. If the amount of the solder 10 is excessive, a resultant solder bump 3 becomes barrel-shape and, if it is short, the upper portion of a resultant solder bump 3 becomes small relatively. It can be said qualitatively that the larger the diameter L4 21I8fi49 of the pin portion 42 of the core member 4 requires the larger amount of solder 10.
In the third step shown in Fig. 4(b), the core members 4 are inserted into the respective solders 10 while regulating the position of the semiconductor chip 1 with respect to the substrate 2 such that there is provided a predetermined distance between the lower ends of the pin portions of the core members 4 and the upper surfaces of the pads 6.
In the fourth step shown in Fig. 4(c), the solders 10 are reflown. First, the solders 10 are heated while maintaining the semiconductor chip 1 and the substrate 2 horizontally, to melt the solders. Each solder 10 in molten state is pulled up by the effect of surface tension and is shaped to an hourglass configuration. Thereafter, the solders 10 are cooled and solidified. The solidified solders 10 have hourglass configurations.
Now, a result of simulation performed to evaluate the effectiveness of this embodiment will be described with reference to Fig. 5.
In this simulation, stress characteristics of a single solder bump 3 was simulated, as shown in Fig. 5(a).
A position of the single solder bump 3 was set in around the outermost periphery of the substrate 2. Values of the respective members were set as shown in Fig. 5(b).
Stress in the solder bump 3 was regarded as 0 at a temperature of 23°C and stress in the solder bump 3 maintained at 125°C was simulated according to the finite-element method under these condition. For a comparison purpose of the characteristics, stress characteristics of the interconnection structures using solder bumps having different configuration from that of the solder bump 3 were also simulated. In more detail, (i) a barrel-shaped solder bump, (ii) an hourglass-shaped solder bump having no core member 4, (iii) only the core member 4 and (iv) the solder bump 3 of this embodiment were simulated, respectively. Fig. 5(c) shows a result of the simulation.
In Fig. 5(c), a portions of each solder bump in which maximum principal stress becomes maximum is indicated by max. This stress is referred to as maximum stress, hereinafter.
Stress ratio which is a ratio of maximum stress between the respective solder bump structures is set to 1 for the solder bump structure (i). As a result, stress ratio of the solder bump structure (ii) is 0.62 and that of the solder bump structure (iii) is 0.63. Stress ratio of the solder bump 3 of the present invention is 0.51. That is, it was proved that stress acting on the solder bump 3 of this embodiment during a time period in which temperature rises is smaller compared with other solder bump structures.
In this embodiment, the core member 4 is provided in the solder bump 3 as mentioned. With such structure, ~1~8~49 it is possible to reduce stress generated in the solder bump during a time period in which temperature rises.
Further, the interconnecting structure of this embodiment is simple in construction and can be easily manufactured.
Second Embodiment A second embodiment of the present invention will be described with reference to Fig. 6. A feature of this embodiment resides in the structure of the core member 4.
Figs. 6(a) to 6(f) show six different structures of the core member 4.
The structure shown in Fig. 6(a) is the structure of the core member 4 used in the first embodiment.
The structure shown in Fig. 6(b) has a pointed pin portion 42.
In the structure shown in Fig. 6(c), the pin portion 42 has a elliptic horizontal cross section. This structure is effective when applied to a case where an interval between adjacent pads 5 and hence adjacent pads 6 is small.
In the structure shown in Fig. 6(d), the pin portion 42 has a hole 425. In this structure, it is possible to provide a stronger connection than the structure shown in Fig. 6(a) since the solder 10 in molten state invades to the hole 425.
In the structure shown in Fig. 6(e), the pin portion 42 is constituted with a pin portion 421 and a pin portion 422 with a gap provided therebetween. In this structure, it is ....
~1~8699 possible to provide a stronger connection than the structure shown in Fig. 6(a) since the solder 10 in molten state fills the gap.
In the structure shown in Fig. 6(f), the pin portion 42 is constituted with four pin portions 421, 422, 423 and 424 with a gap being provided adjacent ones of these pin portions. In this structure, it is possible to provide a stronger connection than the structure shown in Fig. 6(a) since the solder 10 in molten state dills these gaps.
In this embodiment, the core members 4 having various configurations are used. Selection of any one of these structures should be made according to situation to which it is applied. It is possible to use any combination of these pin portion structures. For example, by combining the structures shown in Fig. 6(b) and Fig. 6(e), the pin portions 421 and 422 of the structure in Fig. 6(e) shall be pin-pointed, respectively.
Third Embodiment A third embodiment of the present invention will be described with reference to Fig. 7. A feature of this embodiment resides in method of forming the solder bump which is used in the first embodiment.
The first step of this embodiment is the same as the first step in the first embodiment.
In the second step shown in Fig. 7(a), solder rings 11 are fitted on the pin portions 42 of the respective core 2~~ss4~
members 4 by inserting the pin portions into center holes 111 of the solder rings 11. An amount of the solder ring 11 is determined such that the solder ring 11, when melted, becomes an hourglass-shaped solder bump 3.
In the third step shown in Fig. 7(b), the semiconductor chip 1 is positioned on the substrate 2 and is aligned therewith with a predetermined gap between the top ends of the pin portions 42 and the upper surfaces of the pads 6.
In the fourth step shown in Fig. 7(c), the solder rings 11 are reflown. This step is the same as the fourth step in the first embodiment. The solder bumps 3 having hourglass-shaped configurations are obtained after the fourth step.
In this embodiment, since the solder rings 11 each of an optimum amount of solder are fitted on the pin portions 42, respectively, there is no need of regulating the amount of solder to paint the pads 6. Further, the solder ring itself can be a commercial product. A purchaser is not required to regulate the amount of solder.
(Fourth Embodiment A fourth embodiment of the present invention will be described with reference to Figs. 8 and 9. A feature of this embodiment resides in the structure of the substrate 2.
In this embodiment, the core members 4 are provided on the pads 6 on the substrate 2.
Referring to Fig. 8, the substrate 2 of this embodiment ~1~8649 is constituted with only the ceramic substrate 9. On the upper surface of the ceramic substrate 9, the pads 6 are arranged and the core members 4 are mounted on the pads 6, respectively. The core member 4 is soldered to the pad 6 by the solder 7: Structures and materials of the pad 6, the solder 7 and the core member 4 are the same as those in the first embodiment, respectively.
In a state where the semiconductor chip 1 and the substrate 2 are connected as shown in Fig. 9, the pads 5 and the pads 6 are connected by the solder bumps 3 each having an hourglass-shaped configuration.
In this embodiment, the core members 4 are provided on the substrate 2. The effects to be achieved by the fourth embodiment are the same as those achieved by the first embodiment.
Other Embodiment s A first feature of the present invention resides in that the core members 4 are provided in the solder bumps 3, respectively. A second feature of the present invention resides in that the core members 4 are provided in the hourglass-shaped solder bumps 3, respectively. A third feature of the present invention resides in that the solder bumps 3 are made hourglass-shaped by utilizing surface tension. Further, a fourth feature of the present invention resides in that the configuration of the core member 4 is changed according to its use. A fifth feature ~~~8i~4~
of the present invention resides in that the solder ring 11 is fitted on the pin portion 42 of the core member 4.
A sixth feature of the present invention resides in that the core members 4 are provided on the substrate 2.
The present invention is featured by these features and can be embodied in various other manners than described.
For example, it is possible to combine the features of the first to sixth embodiments. Further, the interconnection structure of the present invention can be used other applications than the connection of the LSI bare-chip.
In the present invention, the amount of solder forming a solder bump and the configuration of core member should be changed suitably according to a situation to which the present invention is applied. Further, the solder ring itself can be a commercial product. A purchaser is not required to regulate the amount of solder.
The scope of the present invention is indicated by the appended claims, but not restricted in any way by the text of the specification. Furthermore, all modifications and changes which come within the range of equivalency in the claims are intended to be embraced therein.
Fig. 6 shows a structure of a core member 4 according to a second embodiment of the present invention;
Fig. 7 shows a method of manufacturing the inter-connection structure for electronic parts, according to a third embodiment of the present invention;
Fig. 8 shows a portion of an interconnection structure for electronic parts, according to a fourth embodiment of the present invention; and Fig. 9 shows the interconnection structure for electronic parts, accordin g to the fourth embodiment of the present invention.
In these figures, same reference numerals depict same constructive components, respectively.
Embodiment (First Embodiment A first embodiment of the present invention will be described with reference to Fig. 1.
Referring to Fig. 1, in an interconnection structure for electronic parts according to this embodiment, a semiconductor chip 1 and a substrate 2 are interconnected by solder bumps 3.
The semiconductor chip 1 is an LSI bare-chip. On one 2118fi49 surface of the semiconductor chip 1, a plurality of pads 5 are provided. These pads 5 are arranged in matrix. Each pad 5 is constituted with laminated circular metal layers each having diameter of 0.1 mm.
The substrate 2 includes a ceramic substrate 9 of mainly almina and an organic insulating layer 8 provided on the ceramic substrate 9. The organic insulating layer 8 is provided on a surface of the ceramic substrate 9 which faces to the semiconductor chip 1. On the organic insulating layer 8, a plurality of pads 6 are arranged in matrix. The pads 6 on the organic insulating layer 8 correspond, in position; to the pads 5 on the semiconductor chip 1, respectively. Each pad 6 is constituted with laminated circular metal layers each having diameter of 0.1 mm.
The solder bumps 3 interconnect the pads 5 of the semiconductor chip 1 and the pads 6 of the substrate 2 electrically and mechanically, respectively. Each solder bump 3 in hourglass-shaped.
A core member 4 is provided in each solder bump 3.
The core member 4 is mounted on each pad 5 of the semiconductor chip 1 by a solder 7. The solder 7 interconnects the pad 5 of the semiconductor chip 1 and the core member 4 electrically and mechanically.
Melting point of the solder 7 is higher than that of a solder 10 forming the solder bump 3.
21 I 8;64 g _7_ Configurations of the solder bump 3 and the core member 4 will be described in detail referring to Fig. 2 (a) ~ (c). Fig. 2 (a) ~ (c) shows the approximate configuration of the core member 4. Exact size of each portion of core member 4 is indicated by figures therein.
Referring to Fig. 2(a), the core member 4 is constituted with a circular bottom portion 41 and a circular pin portion 42. The bottom portion 41 and the pin portion 42 are formed integrally. A diameter L1 of the bottom portion 41 is 0.1 mm and a thickness L2 thereof is 0.015 mm. Height L3 of the pin portion 42 is 0.0875 mm and diameter L4 thereof is 0.047 mm. A vertical cross section of a portion connecting the bottom portion 41 and the pin portion 42 is rounded with radius R = 0.01 mm.
Referring to Fig. 2(b), diameter L8 of an upper and lower ends of the solder bump 3 is 0.1 mm and diameter L5 of an intermediate portion of the solder bump 3 is 0.074 mm.
Height L6 of the solder bump 3 is 0.1 mm.
Referring to Fig. 2(c), distance L7 between a lower end of the pin portion 42 and an upper surface of the pad 6 is 0.0125 mm.
Dimensions of the respective portions of the core member 4 mentioned above may be changed within suitable ranges, respectively. Height L3 of the pin portion 42 can be changed within a range from 0.05 mm to 0.1 mm, diameter L4 of the pin portion 42 can be changed within w..
~~~8~49 _8_ a range from 0.02 mm to 0.08 mm. Distance L7 between the lower end of the pin portion 42 and the upper surface of the pad 6 can be changed in a range from 0.01 mm to 0.02 mm.
Dimensions of the respective portions of the core member 4 should be set to values suitable for forming the solder bump 3. Describing this in detail, the dimensions of the respective portions of the core member 4 must be determined such that the solder bump 3, when melted, becomes hourglass-shape naturally by surface tension thereof. Therefore, the dimensions of the respective portions of the core member 4 depend upon properties of the solder 10 forming the solder bump 3.
Materials of the respective portions shown in Fig. 1 will be described.
The pads 5 and 6 are of gold or copper.
An example of material of the solder 7 is gold-tin solder, whose melting point is higher than that of the solder 10 forming the solder bump 3.
The core member 4 preferably satisfies the following two conditions. The first condition is that the thermal expansion coefficient of the material is smaller than that of the solder 10 forming the solder bump 3. It has been found by simulation that stress exerted on the connecting portion is reduced when the material of the core member 4 satisfies this condition. Materials satisfying this condition includes gold, silver, copper alloys, KUVAR, etc.
2I~8~49 The second condition is that the Young's modulus of the material is as great as possible. The first condition has priority over the second one. In other words, manufacturers applying this embodiment should adopt the material that has biggest Young's modulusamong the materials satisfying the first condition.
An example of the material of the solder 10 forming the solder bump 3 is eutectic solder material of tin and lead. The solder 10 must have melting point lower than that of the solder 7.
Suitable combinations of materials of various components mentioned above will be described.
When the material of the pad 5 is gold, the solder 7 is preferably a gold-tin solder. With this combination of materials, wettability of the solder 7 is improved.
When the core member 4 is of gold or silver, the solder 10 forming the solder bump 3 is preferably a tin-lead eutectic solder. This is because thermal expansion coefficient of the core member 4 becomes smaller than that of the solder bump 3.
When the core member 4 is of gold or silver and the solder 10 is of a tin-lead eutectic solder, the core member 4 is preferably plated with copper in order to prevent gold or silver from diffusing into the solder 10.
A method of forming the interconnection structure shown in Fig. 1 will be described with reference to Figs.
3 and 4.
~. 2118fi4~
In the first step shown in Fig. 3, the core members 4 are mounted on the pads 5 of the semiconductor chip 1 by reflowing the solder 7 painted on the pads 5. If necessary, the core members 4 are preliminarily plated with suitable material. This reflow-soldering is preferably performed without using flux so that fault of the semiconductor chip 1 to be caused by flux is prevented. The reflow-soldering without flux can be done in an atmospheric,gas such as nitrogen, and argon.
In the second step shown in Fig. 4(a), the pads 6 on the substrate 2 are painted with the solder 10 by using screen printing. An amount of. the solder 10 for each pad 6 is regulated such that the resultant solder bump 3, when melted, becomes a hourglass-shape.
An optimum amount of the solder 10 for each pad 6 depends upon the material of the solder l0 and dimensions of the respective portions of the core member 4.
Particularly, surface tension of the solder 10 when melted is a basic factor to be used in determining the optimum amount of the solder 10. The optimum amount of the solder 10 is difficult to determine theoretically and is determined according to experiments. If the amount of the solder 10 is excessive, a resultant solder bump 3 becomes barrel-shape and, if it is short, the upper portion of a resultant solder bump 3 becomes small relatively. It can be said qualitatively that the larger the diameter L4 21I8fi49 of the pin portion 42 of the core member 4 requires the larger amount of solder 10.
In the third step shown in Fig. 4(b), the core members 4 are inserted into the respective solders 10 while regulating the position of the semiconductor chip 1 with respect to the substrate 2 such that there is provided a predetermined distance between the lower ends of the pin portions of the core members 4 and the upper surfaces of the pads 6.
In the fourth step shown in Fig. 4(c), the solders 10 are reflown. First, the solders 10 are heated while maintaining the semiconductor chip 1 and the substrate 2 horizontally, to melt the solders. Each solder 10 in molten state is pulled up by the effect of surface tension and is shaped to an hourglass configuration. Thereafter, the solders 10 are cooled and solidified. The solidified solders 10 have hourglass configurations.
Now, a result of simulation performed to evaluate the effectiveness of this embodiment will be described with reference to Fig. 5.
In this simulation, stress characteristics of a single solder bump 3 was simulated, as shown in Fig. 5(a).
A position of the single solder bump 3 was set in around the outermost periphery of the substrate 2. Values of the respective members were set as shown in Fig. 5(b).
Stress in the solder bump 3 was regarded as 0 at a temperature of 23°C and stress in the solder bump 3 maintained at 125°C was simulated according to the finite-element method under these condition. For a comparison purpose of the characteristics, stress characteristics of the interconnection structures using solder bumps having different configuration from that of the solder bump 3 were also simulated. In more detail, (i) a barrel-shaped solder bump, (ii) an hourglass-shaped solder bump having no core member 4, (iii) only the core member 4 and (iv) the solder bump 3 of this embodiment were simulated, respectively. Fig. 5(c) shows a result of the simulation.
In Fig. 5(c), a portions of each solder bump in which maximum principal stress becomes maximum is indicated by max. This stress is referred to as maximum stress, hereinafter.
Stress ratio which is a ratio of maximum stress between the respective solder bump structures is set to 1 for the solder bump structure (i). As a result, stress ratio of the solder bump structure (ii) is 0.62 and that of the solder bump structure (iii) is 0.63. Stress ratio of the solder bump 3 of the present invention is 0.51. That is, it was proved that stress acting on the solder bump 3 of this embodiment during a time period in which temperature rises is smaller compared with other solder bump structures.
In this embodiment, the core member 4 is provided in the solder bump 3 as mentioned. With such structure, ~1~8~49 it is possible to reduce stress generated in the solder bump during a time period in which temperature rises.
Further, the interconnecting structure of this embodiment is simple in construction and can be easily manufactured.
Second Embodiment A second embodiment of the present invention will be described with reference to Fig. 6. A feature of this embodiment resides in the structure of the core member 4.
Figs. 6(a) to 6(f) show six different structures of the core member 4.
The structure shown in Fig. 6(a) is the structure of the core member 4 used in the first embodiment.
The structure shown in Fig. 6(b) has a pointed pin portion 42.
In the structure shown in Fig. 6(c), the pin portion 42 has a elliptic horizontal cross section. This structure is effective when applied to a case where an interval between adjacent pads 5 and hence adjacent pads 6 is small.
In the structure shown in Fig. 6(d), the pin portion 42 has a hole 425. In this structure, it is possible to provide a stronger connection than the structure shown in Fig. 6(a) since the solder 10 in molten state invades to the hole 425.
In the structure shown in Fig. 6(e), the pin portion 42 is constituted with a pin portion 421 and a pin portion 422 with a gap provided therebetween. In this structure, it is ....
~1~8699 possible to provide a stronger connection than the structure shown in Fig. 6(a) since the solder 10 in molten state fills the gap.
In the structure shown in Fig. 6(f), the pin portion 42 is constituted with four pin portions 421, 422, 423 and 424 with a gap being provided adjacent ones of these pin portions. In this structure, it is possible to provide a stronger connection than the structure shown in Fig. 6(a) since the solder 10 in molten state dills these gaps.
In this embodiment, the core members 4 having various configurations are used. Selection of any one of these structures should be made according to situation to which it is applied. It is possible to use any combination of these pin portion structures. For example, by combining the structures shown in Fig. 6(b) and Fig. 6(e), the pin portions 421 and 422 of the structure in Fig. 6(e) shall be pin-pointed, respectively.
Third Embodiment A third embodiment of the present invention will be described with reference to Fig. 7. A feature of this embodiment resides in method of forming the solder bump which is used in the first embodiment.
The first step of this embodiment is the same as the first step in the first embodiment.
In the second step shown in Fig. 7(a), solder rings 11 are fitted on the pin portions 42 of the respective core 2~~ss4~
members 4 by inserting the pin portions into center holes 111 of the solder rings 11. An amount of the solder ring 11 is determined such that the solder ring 11, when melted, becomes an hourglass-shaped solder bump 3.
In the third step shown in Fig. 7(b), the semiconductor chip 1 is positioned on the substrate 2 and is aligned therewith with a predetermined gap between the top ends of the pin portions 42 and the upper surfaces of the pads 6.
In the fourth step shown in Fig. 7(c), the solder rings 11 are reflown. This step is the same as the fourth step in the first embodiment. The solder bumps 3 having hourglass-shaped configurations are obtained after the fourth step.
In this embodiment, since the solder rings 11 each of an optimum amount of solder are fitted on the pin portions 42, respectively, there is no need of regulating the amount of solder to paint the pads 6. Further, the solder ring itself can be a commercial product. A purchaser is not required to regulate the amount of solder.
(Fourth Embodiment A fourth embodiment of the present invention will be described with reference to Figs. 8 and 9. A feature of this embodiment resides in the structure of the substrate 2.
In this embodiment, the core members 4 are provided on the pads 6 on the substrate 2.
Referring to Fig. 8, the substrate 2 of this embodiment ~1~8649 is constituted with only the ceramic substrate 9. On the upper surface of the ceramic substrate 9, the pads 6 are arranged and the core members 4 are mounted on the pads 6, respectively. The core member 4 is soldered to the pad 6 by the solder 7: Structures and materials of the pad 6, the solder 7 and the core member 4 are the same as those in the first embodiment, respectively.
In a state where the semiconductor chip 1 and the substrate 2 are connected as shown in Fig. 9, the pads 5 and the pads 6 are connected by the solder bumps 3 each having an hourglass-shaped configuration.
In this embodiment, the core members 4 are provided on the substrate 2. The effects to be achieved by the fourth embodiment are the same as those achieved by the first embodiment.
Other Embodiment s A first feature of the present invention resides in that the core members 4 are provided in the solder bumps 3, respectively. A second feature of the present invention resides in that the core members 4 are provided in the hourglass-shaped solder bumps 3, respectively. A third feature of the present invention resides in that the solder bumps 3 are made hourglass-shaped by utilizing surface tension. Further, a fourth feature of the present invention resides in that the configuration of the core member 4 is changed according to its use. A fifth feature ~~~8i~4~
of the present invention resides in that the solder ring 11 is fitted on the pin portion 42 of the core member 4.
A sixth feature of the present invention resides in that the core members 4 are provided on the substrate 2.
The present invention is featured by these features and can be embodied in various other manners than described.
For example, it is possible to combine the features of the first to sixth embodiments. Further, the interconnection structure of the present invention can be used other applications than the connection of the LSI bare-chip.
In the present invention, the amount of solder forming a solder bump and the configuration of core member should be changed suitably according to a situation to which the present invention is applied. Further, the solder ring itself can be a commercial product. A purchaser is not required to regulate the amount of solder.
The scope of the present invention is indicated by the appended claims, but not restricted in any way by the text of the specification. Furthermore, all modifications and changes which come within the range of equivalency in the claims are intended to be embraced therein.
Claims (10)
1. An interconnection structure for electronic parts, comprising:
solder bumps for providing electrical paths between a first electronic part to a second electronic part, each said solder bump being hourglass-shaped; and core members provided in said solder bumps, respectively, wherein each of said core members provides a portion only of each of said electrical paths between said first electronic part and said second electronic part.
solder bumps for providing electrical paths between a first electronic part to a second electronic part, each said solder bump being hourglass-shaped; and core members provided in said solder bumps, respectively, wherein each of said core members provides a portion only of each of said electrical paths between said first electronic part and said second electronic part.
2. The interconnection structure claimed in claim 1, wherein said first electronic part comprises an LSI bare-chip and said second electronic part comprises a substrate.
3. The interconnection structure claimed in claim 2, wherein said core members are provided on said LSI bare-chip.
4. The interconnection structure claimed in claim 2, wherein said core members are provided on said substrate.
5. The interconnection structure claimed in claim 1, wherein said core members have pin portions, respectively.
6. The interconnection structure claimed in claim 5, wherein said pin portions of said core members are pin-pointed, respectively.
7. The interconnection structure claimed in claim 5, wherein said pin portions of said core members have elliptic cross sections, respectively.
8. The interconnection structure claimed in claim 5, wherein said pin portions of said core members have center holes extending from top ends of said pin portions, respectively.
9. The interconnection structure claimed in claim 5, wherein each said core member has a plurality of pin portions.
10. A method of interconnecting first and second electronic parts, comprising:
a first step of mounting core members on respective pads of said first electronic part;
a second step of fitting annular shaped solder on said core members, respectively;
a third step of positioning said first electronic part on said second electronic part such that said core members are aligned with pads of said second electronic part, respectively; and a fourth step of heating and melting said solder rings and then cooling to form solder bumps.
a first step of mounting core members on respective pads of said first electronic part;
a second step of fitting annular shaped solder on said core members, respectively;
a third step of positioning said first electronic part on said second electronic part such that said core members are aligned with pads of said second electronic part, respectively; and a fourth step of heating and melting said solder rings and then cooling to form solder bumps.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP49172/1993 | 1993-03-10 | ||
JP5049172A JP2716336B2 (en) | 1993-03-10 | 1993-03-10 | Integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2118649A1 CA2118649A1 (en) | 1994-09-11 |
CA2118649C true CA2118649C (en) | 2000-05-02 |
Family
ID=12823654
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002118649A Expired - Fee Related CA2118649C (en) | 1993-03-10 | 1994-03-09 | Interconnection structure of electronic parts |
Country Status (7)
Country | Link |
---|---|
US (1) | US5640052A (en) |
EP (1) | EP0615283B1 (en) |
JP (1) | JP2716336B2 (en) |
KR (1) | KR0153212B1 (en) |
AU (1) | AU675273B2 (en) |
CA (1) | CA2118649C (en) |
DE (1) | DE69428819T2 (en) |
Families Citing this family (136)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5466635A (en) * | 1994-06-02 | 1995-11-14 | Lsi Logic Corporation | Process for making an interconnect bump for flip-chip integrated circuit including integral standoff and hourglass shaped solder coating |
US6826827B1 (en) | 1994-12-29 | 2004-12-07 | Tessera, Inc. | Forming conductive posts by selective removal of conductive material |
US6008071A (en) * | 1995-09-20 | 1999-12-28 | Fujitsu Limited | Method of forming solder bumps onto an integrated circuit device |
US5736790A (en) * | 1995-09-21 | 1998-04-07 | Kabushiki Kaisha Toshiba | Semiconductor chip, package and semiconductor device |
US5829124A (en) * | 1995-12-29 | 1998-11-03 | International Business Machines Corporation | Method for forming metallized patterns on the top surface of a printed circuit board |
EP0821407A3 (en) * | 1996-02-23 | 1998-03-04 | Matsushita Electric Industrial Co., Ltd. | Semiconductor devices having protruding contacts and method for making the same |
US5889326A (en) * | 1996-02-27 | 1999-03-30 | Nec Corporation | Structure for bonding semiconductor device to substrate |
JP2751912B2 (en) | 1996-03-28 | 1998-05-18 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US6027791A (en) * | 1996-09-30 | 2000-02-22 | Kyocera Corporation | Structure for mounting a wiring board |
US5841198A (en) * | 1997-04-21 | 1998-11-24 | Lsi Logic Corporation | Ball grid array package employing solid core solder balls |
US6358630B1 (en) | 1997-06-04 | 2002-03-19 | Ibiden Co., Ltd. | Soldering member for printed wiring boards |
JPH11219984A (en) * | 1997-11-06 | 1999-08-10 | Sharp Corp | Semiconductor device package, its manufacture and circuit board therefor |
US6013877A (en) * | 1998-03-12 | 2000-01-11 | Lucent Technologies Inc. | Solder bonding printed circuit boards |
US6023029A (en) * | 1998-03-19 | 2000-02-08 | International Business Machines Corporation | Use of blind vias for soldered interconnections between substrates and printed wiring boards |
JPH11340265A (en) * | 1998-05-22 | 1999-12-10 | Sony Corp | Semiconductor device and its manufacture |
AU5704499A (en) * | 1998-09-11 | 2000-04-03 | Motorola, Inc. | Radio frequency identification tag circuit chip having printed interconnection pads |
US6354850B1 (en) | 1998-12-15 | 2002-03-12 | Fci Americas Technology, Inc. | Electrical connector with feature for limiting the effects of coefficient of thermal expansion differential |
US6583354B2 (en) * | 1999-04-27 | 2003-06-24 | International Business Machines Corporation | Method of reforming reformable members of an electronic package and the resultant electronic package |
US6225206B1 (en) * | 1999-05-10 | 2001-05-01 | International Business Machines Corporation | Flip chip C4 extension structure and process |
US6297562B1 (en) * | 1999-09-20 | 2001-10-02 | Telefonaktieboalget Lm Ericsson (Publ) | Semiconductive chip having a bond pad located on an active device |
US6281041B1 (en) | 1999-11-30 | 2001-08-28 | Aptos Corporation | Process to make a tall solder ball by placing a eutectic solder ball on top of a high lead solder ball |
US6430058B1 (en) * | 1999-12-02 | 2002-08-06 | Intel Corporation | Integrated circuit package |
US6413849B1 (en) | 1999-12-28 | 2002-07-02 | Intel Corporation | Integrated circuit package with surface mounted pins on an organic substrate and method of fabrication therefor |
US6469394B1 (en) | 2000-01-31 | 2002-10-22 | Fujitsu Limited | Conductive interconnect structures and methods for forming conductive interconnect structures |
US6448171B1 (en) | 2000-05-05 | 2002-09-10 | Aptos Corporation | Microelectronic fabrication having formed therein terminal electrode structure providing enhanced passivation and enhanced bondability |
US6610591B1 (en) | 2000-08-25 | 2003-08-26 | Micron Technology, Inc. | Methods of ball grid array |
JP3735526B2 (en) * | 2000-10-04 | 2006-01-18 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US6750396B2 (en) | 2000-12-15 | 2004-06-15 | Di/Dt, Inc. | I-channel surface-mount connector |
US6543674B2 (en) | 2001-02-06 | 2003-04-08 | Fujitsu Limited | Multilayer interconnection and method |
US6550666B2 (en) * | 2001-08-21 | 2003-04-22 | Advanpack Solutions Pte Ltd | Method for forming a flip chip on leadframe semiconductor package |
US7138583B2 (en) * | 2002-05-08 | 2006-11-21 | Sandisk Corporation | Method and apparatus for maintaining a separation between contacts |
JP2004014854A (en) * | 2002-06-07 | 2004-01-15 | Shinko Electric Ind Co Ltd | Semiconductor device |
US20040007779A1 (en) * | 2002-07-15 | 2004-01-15 | Diane Arbuthnot | Wafer-level method for fine-pitch, high aspect ratio chip interconnect |
CN100352319C (en) * | 2002-09-20 | 2007-11-28 | 日本特殊陶业株式会社 | Circuit board with pin made of resin |
US7015869B2 (en) | 2002-11-18 | 2006-03-21 | Visteon Global Technologies, Inc. | High frequency antenna disposed on the surface of a three dimensional substrate |
US7495179B2 (en) | 2003-10-06 | 2009-02-24 | Tessera, Inc. | Components with posts and pads |
US8641913B2 (en) | 2003-10-06 | 2014-02-04 | Tessera, Inc. | Fine pitch microcontacts and method for forming thereof |
US7462936B2 (en) | 2003-10-06 | 2008-12-09 | Tessera, Inc. | Formation of circuitry with modification of feature height |
KR100568006B1 (en) * | 2003-12-12 | 2006-04-07 | 삼성전자주식회사 | Forming Method for Concave Solder Bump Structure of Flip Chip Package |
US7709968B2 (en) | 2003-12-30 | 2010-05-04 | Tessera, Inc. | Micro pin grid array with pin motion isolation |
US7176043B2 (en) | 2003-12-30 | 2007-02-13 | Tessera, Inc. | Microelectronic packages and methods therefor |
US20050148111A1 (en) * | 2003-12-30 | 2005-07-07 | Texas Instruments Incorporated | Method and system for producing resilient solder joints |
US7453157B2 (en) | 2004-06-25 | 2008-11-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
US20060055032A1 (en) * | 2004-09-14 | 2006-03-16 | Kuo-Chin Chang | Packaging with metal studs formed on solder pads |
KR101313391B1 (en) | 2004-11-03 | 2013-10-01 | 테세라, 인코포레이티드 | Stacked packaging improvements |
JP4891556B2 (en) * | 2005-03-24 | 2012-03-07 | 株式会社東芝 | Manufacturing method of semiconductor device |
US7667473B1 (en) * | 2005-09-28 | 2010-02-23 | Xilinx, Inc | Flip-chip package having thermal expansion posts |
US8067267B2 (en) * | 2005-12-23 | 2011-11-29 | Tessera, Inc. | Microelectronic assemblies having very fine pitch stacking |
US8058101B2 (en) | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
SG136004A1 (en) * | 2006-03-27 | 2007-10-29 | Micron Techonology Inc | Semiconductor constructions having interconnect structures, methods of forming interconnect structures, and methods of forming semiconductor constructions |
US7473580B2 (en) * | 2006-05-18 | 2009-01-06 | International Business Machines Corporation | Temporary chip attach using injection molded solder |
US7638868B2 (en) | 2006-08-16 | 2009-12-29 | Tessera, Inc. | Microelectronic package |
US7510401B2 (en) | 2006-10-12 | 2009-03-31 | Tessera, Inc. | Microelectronic component with foam-metal posts |
US7719121B2 (en) | 2006-10-17 | 2010-05-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7466154B2 (en) * | 2006-10-18 | 2008-12-16 | International Business Machines Corporation | Conductive particle filled polymer electrical contact |
US8299626B2 (en) | 2007-08-16 | 2012-10-30 | Tessera, Inc. | Microelectronic package |
US8039960B2 (en) * | 2007-09-21 | 2011-10-18 | Stats Chippac, Ltd. | Solder bump with inner core pillar in semiconductor package |
CN101874296B (en) | 2007-09-28 | 2015-08-26 | 泰塞拉公司 | Paired projection is utilized to carry out flip chip interconnects |
SG152101A1 (en) | 2007-11-06 | 2009-05-29 | Agency Science Tech & Res | An interconnect structure and a method of fabricating the same |
JP2009158593A (en) | 2007-12-25 | 2009-07-16 | Tessera Interconnect Materials Inc | Bump structure and method of manufacturing the same |
TW201113962A (en) * | 2009-10-14 | 2011-04-16 | Advanced Semiconductor Eng | Chip having metal pillar structure |
TWI445147B (en) * | 2009-10-14 | 2014-07-11 | Advanced Semiconductor Eng | Semiconductor device |
US8330272B2 (en) | 2010-07-08 | 2012-12-11 | Tessera, Inc. | Microelectronic packages with dual or multiple-etched flip-chip connectors |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US8580607B2 (en) | 2010-07-27 | 2013-11-12 | Tessera, Inc. | Microelectronic packages with nanoparticle joining |
TWI478303B (en) | 2010-09-27 | 2015-03-21 | Advanced Semiconductor Eng | Chip having metal pillar and package having the same |
TWI451546B (en) | 2010-10-29 | 2014-09-01 | Advanced Semiconductor Eng | Stacked semiconductor package, semiconductor package thereof and method for making a semiconductor package |
US8697492B2 (en) * | 2010-11-02 | 2014-04-15 | Tessera, Inc. | No flow underfill |
KR101075241B1 (en) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | Microelectronic package with terminals on dielectric mass |
US8853558B2 (en) | 2010-12-10 | 2014-10-07 | Tessera, Inc. | Interconnect structure |
US20120146206A1 (en) | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
US9137903B2 (en) | 2010-12-21 | 2015-09-15 | Tessera, Inc. | Semiconductor chip assembly and method for making same |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US9105533B2 (en) * | 2011-07-27 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure having a single side recess |
US10833033B2 (en) | 2011-07-27 | 2020-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bump structure having a side recess and semiconductor structure including the same |
US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9105552B2 (en) * | 2011-10-31 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of packaging semiconductor dies |
TWI467718B (en) * | 2011-12-30 | 2015-01-01 | Ind Tech Res Inst | Bump structure and electronic packaging solder joint structure and fabricating method thereof |
US9159686B2 (en) | 2012-01-24 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Crack stopper on under-bump metallization layer |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
DE102012102021A1 (en) * | 2012-03-09 | 2013-09-12 | Epcos Ag | Micromechanical measuring element and method for producing a micromechanical measuring element |
KR101932727B1 (en) * | 2012-05-07 | 2018-12-27 | 삼성전자주식회사 | Bump structure, semiconductor package having the bump structure, and method of manufacturing the bump structure |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US8884443B2 (en) | 2012-07-05 | 2014-11-11 | Advanced Semiconductor Engineering, Inc. | Substrate for semiconductor package and process for manufacturing |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US20140035125A1 (en) * | 2012-07-31 | 2014-02-06 | Chipbond Technology Corporation | Semiconductor manufacturing method, semiconductor structure and package structure thereof |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
WO2014023287A2 (en) * | 2012-08-10 | 2014-02-13 | Smartrac Technology Gmbh | Contact bump connection and contact bump and method for producing a contact bump connection |
US8686568B2 (en) | 2012-09-27 | 2014-04-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor package substrates having layered circuit segments, and related methods |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9978667B2 (en) | 2013-08-07 | 2018-05-22 | Texas Instruments Incorporated | Semiconductor package with lead frame and recessed solder terminals |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US9806045B2 (en) * | 2013-08-29 | 2017-10-31 | Taiwan Semiconductor Manufacturing Company Ltd. | Interconnection structure including a metal post encapsulated by solder joint having a concave outer surface |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
KR101672640B1 (en) * | 2015-06-23 | 2016-11-03 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device |
US10886250B2 (en) | 2015-07-10 | 2021-01-05 | Invensas Corporation | Structures and methods for low temperature bonding using nanoparticles |
US9633971B2 (en) | 2015-07-10 | 2017-04-25 | Invensas Corporation | Structures and methods for low temperature bonding using nanoparticles |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9953198B2 (en) | 2015-12-09 | 2018-04-24 | Smartrac Technology Gmbh | Systems and methods for a cloud connected transponder |
US9692147B1 (en) * | 2015-12-22 | 2017-06-27 | Intel Corporation | Small form factor sockets and connectors |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9984960B2 (en) * | 2016-07-21 | 2018-05-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and method of fabricating the same |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
DE102016121631A1 (en) * | 2016-11-11 | 2018-05-17 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip, connection carrier for mounting a semiconductor chip, method for producing an optoelectronic component and optoelectronic component |
US10037957B2 (en) | 2016-11-14 | 2018-07-31 | Amkor Technology, Inc. | Semiconductor device and method of manufacturing thereof |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US20190355655A1 (en) * | 2017-01-17 | 2019-11-21 | Panasonic Intellectual Property Management Co, Ltd. | Semiconductor-mounted product |
US11676932B2 (en) * | 2019-12-31 | 2023-06-13 | Micron Technology, Inc. | Semiconductor interconnect structures with narrowed portions, and associated systems and methods |
JP2021125643A (en) * | 2020-02-07 | 2021-08-30 | キオクシア株式会社 | Semiconductor device and manufacturing method thereof |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3488840A (en) * | 1963-12-27 | 1970-01-13 | Ibm | Method of connecting microminiaturized devices to circuit panels |
US3470611A (en) * | 1967-04-11 | 1969-10-07 | Corning Glass Works | Semiconductor device assembly method |
US3921285A (en) * | 1974-07-15 | 1975-11-25 | Ibm | Method for joining microminiature components to a carrying structure |
JPS53106669U (en) * | 1977-01-31 | 1978-08-26 | ||
JPS56104445A (en) * | 1980-01-25 | 1981-08-20 | Hitachi Ltd | Leadless semiconducdor device and junction structure for substrate |
JPS58128749A (en) * | 1982-01-20 | 1983-08-01 | ノ−ス・アメリカン・スペシヤリテイズ・コ−ポレイシヨン | Connector for electric semifabricated part |
JPS6057957A (en) * | 1983-09-09 | 1985-04-03 | Hitachi Micro Comput Eng Ltd | Connecting construction |
US4545610A (en) * | 1983-11-25 | 1985-10-08 | International Business Machines Corporation | Method for forming elongated solder connections between a semiconductor device and a supporting substrate |
JPS6151838A (en) * | 1984-08-22 | 1986-03-14 | Hitachi Ltd | Semiconductor device |
US4970570A (en) * | 1986-10-28 | 1990-11-13 | International Business Machines Corporation | Use of tapered head pin design to improve the stress distribution in the braze joint |
JPH07112041B2 (en) * | 1986-12-03 | 1995-11-29 | シャープ株式会社 | Method for manufacturing semiconductor device |
US4845542A (en) * | 1987-03-19 | 1989-07-04 | Unisys Corporation | Interconnect for layered integrated circuit assembly |
FR2622741A1 (en) * | 1987-11-04 | 1989-05-05 | Nec Corp | Structure for connecting substrates with different thermal expansion coefficients |
JPH03268440A (en) * | 1990-03-19 | 1991-11-29 | Hitachi Ltd | Mounting structure of semiconductor chip |
JPH0732042B2 (en) * | 1990-10-11 | 1995-04-10 | 富士通株式会社 | Through-hole connection type electronic device and its mounting method |
-
1993
- 1993-03-10 JP JP5049172A patent/JP2716336B2/en not_active Expired - Lifetime
-
1994
- 1994-03-07 EP EP94103427A patent/EP0615283B1/en not_active Expired - Lifetime
- 1994-03-07 DE DE69428819T patent/DE69428819T2/en not_active Expired - Fee Related
- 1994-03-09 CA CA002118649A patent/CA2118649C/en not_active Expired - Fee Related
- 1994-03-09 AU AU57713/94A patent/AU675273B2/en not_active Ceased
- 1994-03-10 KR KR1019940004651A patent/KR0153212B1/en not_active IP Right Cessation
-
1996
- 1996-05-03 US US08/642,410 patent/US5640052A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2716336B2 (en) | 1998-02-18 |
KR0153212B1 (en) | 1998-12-01 |
JPH06268015A (en) | 1994-09-22 |
CA2118649A1 (en) | 1994-09-11 |
DE69428819T2 (en) | 2002-06-20 |
AU675273B2 (en) | 1997-01-30 |
US5640052A (en) | 1997-06-17 |
KR940022765A (en) | 1994-10-21 |
AU5771394A (en) | 1994-09-15 |
EP0615283B1 (en) | 2001-10-31 |
DE69428819D1 (en) | 2001-12-06 |
EP0615283A1 (en) | 1994-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2118649C (en) | Interconnection structure of electronic parts | |
JP3127151B2 (en) | Solder structure, electronic component assembly, and method of manufacturing electronic component assembly | |
US6232147B1 (en) | Method for manufacturing semiconductor device with pad structure | |
EP0863548B1 (en) | Mounting assembly of integrated circuit device and method for production thereof | |
US6659512B1 (en) | Integrated circuit package employing flip-chip technology and method of assembly | |
US6514792B2 (en) | Mechanically-stabilized area-array device package | |
US5820014A (en) | Solder preforms | |
US6570259B2 (en) | Apparatus to reduce thermal fatigue stress on flip chip solder connections | |
US4902857A (en) | Polymer interconnect structure | |
US5859474A (en) | Reflow ball grid array assembly | |
US6994243B2 (en) | Low temperature solder chip attach structure and process to produce a high temperature interconnection | |
US20060033216A1 (en) | Stacked packages | |
EP0473929B1 (en) | Method of forming a thin film electronic device | |
JPH09205163A (en) | Semiconductor packaging structure and formation of semiconductor package | |
US6214156B1 (en) | Semiconductor device mounted on board by flip-chip and method for mounting the same | |
US7125789B2 (en) | Composite metal column for mounting semiconductor device | |
US5337219A (en) | Electronic package | |
US5894984A (en) | Structure of electronic parts and method of soldering electronic parts to substrate | |
US5841198A (en) | Ball grid array package employing solid core solder balls | |
JP2780631B2 (en) | Electronic component connection structure and method of manufacturing the same | |
US5115964A (en) | Method for bonding thin film electronic device | |
US6452116B2 (en) | Use of blind vias for soldered interconnections between substrates and printed wiring boards | |
US20030202332A1 (en) | Second level packaging interconnection method with improved thermal and reliability performance | |
JP2001085819A (en) | Integrated circuit stress reduction device | |
JPH08107261A (en) | Mutual connecting structure and method of electric circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |