CA2124424C - Fast connection setup interfaces using pre-assigned virtual channel identifiers - Google Patents
Fast connection setup interfaces using pre-assigned virtual channel identifiersInfo
- Publication number
- CA2124424C CA2124424C CA002124424A CA2124424A CA2124424C CA 2124424 C CA2124424 C CA 2124424C CA 002124424 A CA002124424 A CA 002124424A CA 2124424 A CA2124424 A CA 2124424A CA 2124424 C CA2124424 C CA 2124424C
- Authority
- CA
- Canada
- Prior art keywords
- vcis
- vci
- outgoing
- incoming
- signaling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H04L45/10—Routing in connection-oriented networks, e.g. X.25 or ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/563—Signalling, e.g. protocols, reference model
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
Abstract
In a packet-switched network in which a source station dissembles a packet into multiple cells and transmits them in sequence to a destination station, each switching system pre-assigns a unique set of VCI to each outgoing line. Corresponding respectively to incoming lines, each switching system includes line interface units for receiving normal signaling cells, a fast signaling cell and a data cell. Each interface unit includes a memory for storing the VCIs pre-assigned to the outgoing lines and a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs. The interface unit assigns one of the stored VCIs to the fast signaling cell according to its destination, establishes a connection in the translation table between an incoming VCI and the assigned outgoing VC, and assigns an outgoing VCI
of the established connection to the data cell according to an incoming VCI contained in the data cell. A central controller is provided for assembling the normal signaling cells into a signaling packet and assigning one of the stored VCIs to each of the normal signaling cells comprising the signaling packet. A self-routing switch provides routing of any of the cells according to a VCI assigned thereto.
of the established connection to the data cell according to an incoming VCI contained in the data cell. A central controller is provided for assembling the normal signaling cells into a signaling packet and assigning one of the stored VCIs to each of the normal signaling cells comprising the signaling packet. A self-routing switch provides routing of any of the cells according to a VCI assigned thereto.
Description
NE-596 ~1~4424 -,-TITLE OF THE INVENTION
2 "Fast Connection Setup Interfaces Using Pre-assigned 3 Virtual Channel Identifiers"
S Field of the Invention 6 The present invention relates generally to packet switching 7 systems, and more specifically to a fast connection setup technique for a 8 packet switched network wherein a self-routing ATM (asynchronous 9 transfer mode) switching systems are used or an ATM-cell switched network.
1 1 Description of the Related Art 12 In a conventional packet switched network which is comprised 13 by ATM switching systems as network nodes, a connection is first 14 established in each node in a header translation table according to the destination of the call before data transfer begins. A central processor is 16 responsible for establishing the connection by receiving signaling cells 17 from a line interface, assembling them into a packet to determine its 18 destination, and assigning a set of incoming and outgoing virtual channel 19 identifiers (VCI) .to the packet and updating the header translation table 2 0 accordingly. Software based operation is employed to achieve the 21 assignment operation. During the data transfer phase, the header 2 2 translation table is accessed by each data cell for translating its incoming 23 VCI to the corresponding outgoing VCI.
24 However, it takes long for the central processor to assemble the 2 5 signaling cells and to assign the VCl using a software based procedure.
2 6 While satisfactory for applications where the data transfer time is much 2 7 longer than the. call setup time, it is serious for transfer of data of bursty 2 8 nature such as TCP/IP computer data, resulting in a low utilization of the 2 9 network.
StJI~ARY OF THE INVENTION
It is therefore an object of the present invention to provide a switching system capable of establishing a connection in a short period of time for bursty data.
The stated object is obtained by decentralizing the VCI assignment function to a plurality of line interface units.
In accordance with the present invention there is provided a switching system connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCIs), the switching system comprising: a plurality of interface means corresponding respectively to said incoming lines for receiving a signaling cell and a data cell from the corresponding incoming lines) each of the interface means comprising: a memory for storing the VCIs pre-assigned to said outgoing lines; a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs; means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell; means for monitoring idle VCIs in the memory of each of said interface means; means for increasing the number of outgoing VCIs stored in one of the memories of one of said interface A
means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs stored in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value= and self-routing switch means for routing any of said cells according to a VCI
assigned thereto.
In accordance with the present invention there is also provided a switching system connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCIs), the switching system comprising: a plurality of interface means corresponding respectively to said incoming lines for receiving a signalling cell and a data cell from the corresponding incoming lines, each of the interface means comprising: a stack memory for storing the VCIs pre-assigned to said outgoing lines; a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs; means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and an assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI
contained in the data cell; and self-routing switch means for routing any of said cells according to a VCI assigned thereto, wherein each of the interface means further comprises means - 3a -for fetching a VCI from the stack memory corresponding to the destination of the signaling cell if a connection is to be established in the header translation table and returning a VCI to the stack memory if an existing connection established in the header translation table is to be released.
In accordance with the present invention there is also provided a switching system for a packet network in which a source station dissembles a packet into a plurality of cells and transmits the cells in sequence to a destination station, said switching system being connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCI), the switching system comprising a plurality of interface means corresponding respectively to said incoming lines for receiving first-category signaling cells, a second-category signaling cell and a data cell from the corresponding incoming lines, each of the interface means comprising= a memory for storing the VCIs pre-assigned to said outgoing lines; a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs; means for assigning one of the stored VCIs to said second-category signaling cell according to the destination of the second-category signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell= control means for - 3b -assembling the first-category signaling cells into a signaling packet and assigning one of the stored VCIs to each of the first-category signaling cells that comprise the signaling packet; and self-routing switch means for routing any of said cells according to a VCI assigned thereto.
In a preferred embodiment, idle VCIs in the memory of each interface unit are monitored and if the number of such VCIs becomes smaller than a predetermined number) the number of outgoing VCIs stored in one of the memories is increased while the number of outgoing VCIs stored in the rest of the memories is decreased.
BRIEF DESCRIPTION OF THB DRAWINGS
The present invention will be described in further detail with reference to the accompanying drawings, in which:
Fig. 1 is a block diagram of a network node of a packet switching network according to the present invention;
Fig. 2 is an illustration of the data structures of various cell types employed in the present invention;
Fig. 3 is block diagram of the details of each two-way interface unit of the network node;
Fig. 4 is block diagram of the details of an idle VCI reservation 1 stack table of one of the two-way interface units; and 2 Fig. 5 is a block diagram of the details of a central controller 3 illustrating connections to and from the two-way interface units.
DETAILED DESCRIPTION
S Referring now to Fig. 1, there is shown a typical node of a packet 6 switching network according to the present invention. The network node 7 is a packet switching system which comprises a plurality of two-way line 8 interface units 10-1 to 10-8 which interface between incoming lines LI-1 to 9 LI-8 and the corresponding input ports I-1 to I-8 of an asynchronous transfer mode (ATM) switch 11 and between outgoing lines LO-1 to LO-8 11 and the corresponding output ports O-1 to O-8 of the ATM switch.
12 Subscriber terminals and other nodes of the network are connected 13 through the transmission lines to corresponding two-way line interface 14 units 10. Via a control bus 12 each of the interface units 10 is connected to a central controller 13. The source subscriber terminal initiating a call 16 disassembles a packet (data and signaling) into a plurality of 53-byte 17 ATM cells and transmits them in sequence into the network.
18 From the corresponding line, each interface unit is adapted to 19 receive 53-byte ATM cells of one of four types as shown in Fig. 2. These 2 0 types of cell are a data cell 15, a normal signaling cell 16, an outband fast 21 virtual channel (VC) setup/release cell 17 for common channel signaling, 2 2 an inband fast VC data cell 18A, and an inband fast VC setup/release cell 2 3 18B for individual channel signaling. The data cell contains a VCI
(virtual 2 4 channel identifier) field in the cell header and a data field, and the normal 2 5 signaling cell 16 contains a VCI field which is permanently set to 0 and 2 6 routing information for transporting animated pictures and speech. The 27 outband VC signaling cell 17 contains a VCI field set equal to "FF", a 2 8 setup/release field, a routing field and an assigned VCI field which the 2 9 subscriber determines for the first link of a connection and which is later 3 0 rewritten with a new VCI at the transmit end of each successive link in order that the receive end of the link at the next node of the network is notified of the assigned VCI. Each of the inband fast VC data cell 18A and setup cell 18B contains a current VCI and a type field for indicating Whether the information contained in the rest of the cell is a data field or a setup/release field. On receiving such a fast VC signaling cell 17 or 18H, each network node determined an output port (or outgoing line) number according to the routing information contained in it, assigns a VCI corresponding to the output port number, and transmits the cell to the next node after inserting that VCI into the assigned VCI field of the cell.
If the fast VC cell is a data cell, the network node determines an outgoing line number according to the VCI
contained in it and translates the incoming VCI to a new VCI
corresponding to the outgoing line number.
Normal and fast signaling cells destined for an other network node and all data cells are launched from the header analyzer 21 into the ATM switch 11. The ATM switch 11 is a known self-routing switch which examines the VCI
contained in any of the cells for routing the cells to a desired outgoing line.
As illustrated in Fig. 3, each interface unit 10 comprises a line termination unit 20 at which the line is terminated to meet the physical layer of the protocol. The output of the line termination unit is connected to a header analyzer 21 where the header of each incoming cell is extracted from the cell and analyzed to determine the type of the cell.
1 1 Description of the Related Art 12 In a conventional packet switched network which is comprised 13 by ATM switching systems as network nodes, a connection is first 14 established in each node in a header translation table according to the destination of the call before data transfer begins. A central processor is 16 responsible for establishing the connection by receiving signaling cells 17 from a line interface, assembling them into a packet to determine its 18 destination, and assigning a set of incoming and outgoing virtual channel 19 identifiers (VCI) .to the packet and updating the header translation table 2 0 accordingly. Software based operation is employed to achieve the 21 assignment operation. During the data transfer phase, the header 2 2 translation table is accessed by each data cell for translating its incoming 23 VCI to the corresponding outgoing VCI.
24 However, it takes long for the central processor to assemble the 2 5 signaling cells and to assign the VCl using a software based procedure.
2 6 While satisfactory for applications where the data transfer time is much 2 7 longer than the. call setup time, it is serious for transfer of data of bursty 2 8 nature such as TCP/IP computer data, resulting in a low utilization of the 2 9 network.
StJI~ARY OF THE INVENTION
It is therefore an object of the present invention to provide a switching system capable of establishing a connection in a short period of time for bursty data.
The stated object is obtained by decentralizing the VCI assignment function to a plurality of line interface units.
In accordance with the present invention there is provided a switching system connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCIs), the switching system comprising: a plurality of interface means corresponding respectively to said incoming lines for receiving a signaling cell and a data cell from the corresponding incoming lines) each of the interface means comprising: a memory for storing the VCIs pre-assigned to said outgoing lines; a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs; means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell; means for monitoring idle VCIs in the memory of each of said interface means; means for increasing the number of outgoing VCIs stored in one of the memories of one of said interface A
means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs stored in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value= and self-routing switch means for routing any of said cells according to a VCI
assigned thereto.
In accordance with the present invention there is also provided a switching system connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCIs), the switching system comprising: a plurality of interface means corresponding respectively to said incoming lines for receiving a signalling cell and a data cell from the corresponding incoming lines, each of the interface means comprising: a stack memory for storing the VCIs pre-assigned to said outgoing lines; a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs; means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and an assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI
contained in the data cell; and self-routing switch means for routing any of said cells according to a VCI assigned thereto, wherein each of the interface means further comprises means - 3a -for fetching a VCI from the stack memory corresponding to the destination of the signaling cell if a connection is to be established in the header translation table and returning a VCI to the stack memory if an existing connection established in the header translation table is to be released.
In accordance with the present invention there is also provided a switching system for a packet network in which a source station dissembles a packet into a plurality of cells and transmits the cells in sequence to a destination station, said switching system being connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCI), the switching system comprising a plurality of interface means corresponding respectively to said incoming lines for receiving first-category signaling cells, a second-category signaling cell and a data cell from the corresponding incoming lines, each of the interface means comprising= a memory for storing the VCIs pre-assigned to said outgoing lines; a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs; means for assigning one of the stored VCIs to said second-category signaling cell according to the destination of the second-category signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell= control means for - 3b -assembling the first-category signaling cells into a signaling packet and assigning one of the stored VCIs to each of the first-category signaling cells that comprise the signaling packet; and self-routing switch means for routing any of said cells according to a VCI assigned thereto.
In a preferred embodiment, idle VCIs in the memory of each interface unit are monitored and if the number of such VCIs becomes smaller than a predetermined number) the number of outgoing VCIs stored in one of the memories is increased while the number of outgoing VCIs stored in the rest of the memories is decreased.
BRIEF DESCRIPTION OF THB DRAWINGS
The present invention will be described in further detail with reference to the accompanying drawings, in which:
Fig. 1 is a block diagram of a network node of a packet switching network according to the present invention;
Fig. 2 is an illustration of the data structures of various cell types employed in the present invention;
Fig. 3 is block diagram of the details of each two-way interface unit of the network node;
Fig. 4 is block diagram of the details of an idle VCI reservation 1 stack table of one of the two-way interface units; and 2 Fig. 5 is a block diagram of the details of a central controller 3 illustrating connections to and from the two-way interface units.
DETAILED DESCRIPTION
S Referring now to Fig. 1, there is shown a typical node of a packet 6 switching network according to the present invention. The network node 7 is a packet switching system which comprises a plurality of two-way line 8 interface units 10-1 to 10-8 which interface between incoming lines LI-1 to 9 LI-8 and the corresponding input ports I-1 to I-8 of an asynchronous transfer mode (ATM) switch 11 and between outgoing lines LO-1 to LO-8 11 and the corresponding output ports O-1 to O-8 of the ATM switch.
12 Subscriber terminals and other nodes of the network are connected 13 through the transmission lines to corresponding two-way line interface 14 units 10. Via a control bus 12 each of the interface units 10 is connected to a central controller 13. The source subscriber terminal initiating a call 16 disassembles a packet (data and signaling) into a plurality of 53-byte 17 ATM cells and transmits them in sequence into the network.
18 From the corresponding line, each interface unit is adapted to 19 receive 53-byte ATM cells of one of four types as shown in Fig. 2. These 2 0 types of cell are a data cell 15, a normal signaling cell 16, an outband fast 21 virtual channel (VC) setup/release cell 17 for common channel signaling, 2 2 an inband fast VC data cell 18A, and an inband fast VC setup/release cell 2 3 18B for individual channel signaling. The data cell contains a VCI
(virtual 2 4 channel identifier) field in the cell header and a data field, and the normal 2 5 signaling cell 16 contains a VCI field which is permanently set to 0 and 2 6 routing information for transporting animated pictures and speech. The 27 outband VC signaling cell 17 contains a VCI field set equal to "FF", a 2 8 setup/release field, a routing field and an assigned VCI field which the 2 9 subscriber determines for the first link of a connection and which is later 3 0 rewritten with a new VCI at the transmit end of each successive link in order that the receive end of the link at the next node of the network is notified of the assigned VCI. Each of the inband fast VC data cell 18A and setup cell 18B contains a current VCI and a type field for indicating Whether the information contained in the rest of the cell is a data field or a setup/release field. On receiving such a fast VC signaling cell 17 or 18H, each network node determined an output port (or outgoing line) number according to the routing information contained in it, assigns a VCI corresponding to the output port number, and transmits the cell to the next node after inserting that VCI into the assigned VCI field of the cell.
If the fast VC cell is a data cell, the network node determines an outgoing line number according to the VCI
contained in it and translates the incoming VCI to a new VCI
corresponding to the outgoing line number.
Normal and fast signaling cells destined for an other network node and all data cells are launched from the header analyzer 21 into the ATM switch 11. The ATM switch 11 is a known self-routing switch which examines the VCI
contained in any of the cells for routing the cells to a desired outgoing line.
As illustrated in Fig. 3, each interface unit 10 comprises a line termination unit 20 at which the line is terminated to meet the physical layer of the protocol. The output of the line termination unit is connected to a header analyzer 21 where the header of each incoming cell is extracted from the cell and analyzed to determine the type of the cell.
If the incoming cell is a normal signaling cell, it is supplied through an interface 22 to the controller 13 where it is reassembled with other normal signaling cells to reconstruct the original signaling packet, which is then analyzed to determine an output port number. By using the determined output port, the controller 13 accesses a header translation table 24 via the interface 22 to fetch a corresponding VCI and inserts it into the assigned VCI field of each of the normal signaling cells with the fetched VCI and returns the cells to the header analyzer 21, where they are launched into the ATM switch 11.
If the incoming cell is a fast VC setup/release cell 18B, the header analyzer 21 sends it to a fast VCI assignment circuit 23. When a data cell is received, the VCI contained therein is applied as an incoming VCI-i value to the address input terminal of a header translation table 24 where it is translated to an outgoing VCI-o value, and the VCI-o is returned through the data output terminal to the header analyzer 21. Header analyzer 21 rewrites the incoming VCI
contained in the data cell with the translated VCI-o prior to launching it into the ATM switch 11.
Header t ranslat ion table 24 is part it ioned into separate fields for respectively storing a set of corresponding VCI-1 values, output port numbers and VCI-o values. Read/write control signals are supplied from the fast VCI assignment circuit 23 as well as from the controller 13 via the interface 22 to the header translation table 24 to establish a connection between an incoming VCI and an outgoing '~'~ 71024-244 ~~' '~ ~~ ~ 4 - 6a -VCI according to the determined output port number. The fast VCI assignment circuit 23 is also connected to the controller 13 via the interface 22.
As shown in detail in Fig. 4, the fast VCI
assignment circuit 23 includes a cell analyzer 30, and idle VCI reservation stack table 31 and a table management unit 32.
A fast VCI setup cell supplied from header analyzer 21 is received by the cell analyzer 30 where the routing information contained therein is analyzed to determine an output port number and supplies the output port number to the reservation stack table 31 to fetch an idle VCI corresponding to it. The fetched VCI and the output port number are returned to the header analyzer 21 where they are used to update the header translation table 24 so that a connection is established between an incoming VCI and an outgoing VCI in the table 24 corresponding to the output port number, i.e., the destination of the fast VC setup cell. If a fast VC release cell is received, the cell analyzer 30 determines the output port number of the cell from its routing information A
-. NE-596 1 and extracts the assigned VCI from the cell and returns them to the 2 reservation stack table 31 and updates the header translation table 24 by 3 clearing the corresponding connection established therein.
4 As illustrated in Fig. S, the controller 13 includes a control unit 40 which is connected via control bus 12 to the interface 22 and table 6 management unit 32 of each two-way interface unit 10. Control unit 40 7 receives normal signaling cells from the interface 22 for decoding their 8 routing information to assign a VCI and returns them with the assigned 9 VCI in a known manner. In the controller 13 is provided a VCI reservation table 41 which is connected to the control unit 40. Controller 13 controls 1 1 the reservation stack table 31 via the table management unit 32 to store 12 the reserved fast VCI counts into columns corresponding to all output port 13 numbers N = 1 to N = 8 so that, as viewed from each output port of the 14 ATM switch (i.e., from each outgoing line LO), a unique set of idle VCIs is reserved for each input port of the ATM switch (i.e., each incoming line 16 LI).
17 Returning to Fig. 4, the reservation stack table 31 is partitioned 18 into columns 1 through 8 corresponding respectively to output port 19 numbers N = 1 through N = 8 and into a plurality of rows to define a 2 0 matrix for storing reserved fast VCI count values L and idle VCI counts (or 21 stack pointers) M. As one example, the reservation stack table 32 of 2 2 interface unit 10-3 is shown in which twenty (L = 20) VCIs are reserved for 23 output port numbers N = 1, 2, 3, 7 and 8 and fifty VCIs are reserved for N
2 4 = 4, S and 6. It is shown that, for N = 1, fifteen VCIs are currently assigned 2 5 and five (M = 5) idle VCIs numbered "1 " to "5" are available for use.
Since 2 6 the available VCIs are stacked, the M value directly represents the pointer 27 or address of a VCI which is to be assigned next. Therefore, when a fast 2 8 VC setup cell is received, a new VCI is assigned. For example, if output 2 9 port N = 2 is selected, a VCI value = 10 as indicated by the current M
3 0 value = 3 is assigned to the fast VC setup cell, and the M value is _8_ 1 decremented by one. When a fast VCI release cell is received, the M
2 value is incremented in a corresponding column and the VCI value 3 contained in it is returned to a position of the corresponding column 4 specified by the updated M value. Since the assignment of a VCl can be accomplished within a cell time, a high-speed VCI connection is made 6 possible.
7 On the other hand, the table management unit 32 constantly 8 monitors the idle VCI count values M for all output port numbers N and 9 notifies the monitored count values to the controller 13.
In Fig. S, the VCI reservation table 41 is partitioned into columns 1 1 corresponding to the input ports of the ATM switch 11 and rows 12 corresponding to the output ports of the ATM switch. In the reservation 13 table 41 the M/L ratio values of the reservation stack table 31 of each 14 two-way interface unit 10 are stored into the column of reservation table 41 which corresponds to the interface unit 10. A~ an example, the M/L
16 ratios of all output ports of interface unit 10-3 are stored in column 3 of 17 reassignment table 41 and the M/L ratios of the output port number N =
18 4, for example, of all interface units 10 are stored in row 4 of the 19 reassignment table 41. Control unit 40 compares the M/L value of a given input port of a given output port of the table 41 with some 21 threshold value. If it falls below the threshold value, the control unit 40 22 compares it with the M/L values of the other input ports of the given 2 3 output port. As indicated in Fig. 5, there is only two idle VCIs from input 24 port 3 to output port 4. If the threshold value is 3, the control unit 40 2 5 compares the idle VCI count (M = 2) with the M values, of the other input 2 6 ports to the same output port 4 and determines that there is a sufficient 27 amount of idle VCIs for input ports 5, 7 and 8 and reassigns some of the 2 8 M values of these input ports to input port 3 as indicated by the arrows.
2 9 Specifically, the VCI reassignment is implemented by reading a VCI from 3 0 the output port N = 4 of the reservation table 31 of one of interface units 1 10-S, 10-7 and 10-8, decrementing its M and L values by one, and writing 2 the VCI into the reservation table 31 of interface unit 10-3, and 3 incrementing its M and L values by one. The process is repeated until the 4 incremented M value reaches an appropriate value. In this manner, efficient utilization of idle VCI can be realized.
If the incoming cell is a fast VC setup/release cell 18B, the header analyzer 21 sends it to a fast VCI assignment circuit 23. When a data cell is received, the VCI contained therein is applied as an incoming VCI-i value to the address input terminal of a header translation table 24 where it is translated to an outgoing VCI-o value, and the VCI-o is returned through the data output terminal to the header analyzer 21. Header analyzer 21 rewrites the incoming VCI
contained in the data cell with the translated VCI-o prior to launching it into the ATM switch 11.
Header t ranslat ion table 24 is part it ioned into separate fields for respectively storing a set of corresponding VCI-1 values, output port numbers and VCI-o values. Read/write control signals are supplied from the fast VCI assignment circuit 23 as well as from the controller 13 via the interface 22 to the header translation table 24 to establish a connection between an incoming VCI and an outgoing '~'~ 71024-244 ~~' '~ ~~ ~ 4 - 6a -VCI according to the determined output port number. The fast VCI assignment circuit 23 is also connected to the controller 13 via the interface 22.
As shown in detail in Fig. 4, the fast VCI
assignment circuit 23 includes a cell analyzer 30, and idle VCI reservation stack table 31 and a table management unit 32.
A fast VCI setup cell supplied from header analyzer 21 is received by the cell analyzer 30 where the routing information contained therein is analyzed to determine an output port number and supplies the output port number to the reservation stack table 31 to fetch an idle VCI corresponding to it. The fetched VCI and the output port number are returned to the header analyzer 21 where they are used to update the header translation table 24 so that a connection is established between an incoming VCI and an outgoing VCI in the table 24 corresponding to the output port number, i.e., the destination of the fast VC setup cell. If a fast VC release cell is received, the cell analyzer 30 determines the output port number of the cell from its routing information A
-. NE-596 1 and extracts the assigned VCI from the cell and returns them to the 2 reservation stack table 31 and updates the header translation table 24 by 3 clearing the corresponding connection established therein.
4 As illustrated in Fig. S, the controller 13 includes a control unit 40 which is connected via control bus 12 to the interface 22 and table 6 management unit 32 of each two-way interface unit 10. Control unit 40 7 receives normal signaling cells from the interface 22 for decoding their 8 routing information to assign a VCI and returns them with the assigned 9 VCI in a known manner. In the controller 13 is provided a VCI reservation table 41 which is connected to the control unit 40. Controller 13 controls 1 1 the reservation stack table 31 via the table management unit 32 to store 12 the reserved fast VCI counts into columns corresponding to all output port 13 numbers N = 1 to N = 8 so that, as viewed from each output port of the 14 ATM switch (i.e., from each outgoing line LO), a unique set of idle VCIs is reserved for each input port of the ATM switch (i.e., each incoming line 16 LI).
17 Returning to Fig. 4, the reservation stack table 31 is partitioned 18 into columns 1 through 8 corresponding respectively to output port 19 numbers N = 1 through N = 8 and into a plurality of rows to define a 2 0 matrix for storing reserved fast VCI count values L and idle VCI counts (or 21 stack pointers) M. As one example, the reservation stack table 32 of 2 2 interface unit 10-3 is shown in which twenty (L = 20) VCIs are reserved for 23 output port numbers N = 1, 2, 3, 7 and 8 and fifty VCIs are reserved for N
2 4 = 4, S and 6. It is shown that, for N = 1, fifteen VCIs are currently assigned 2 5 and five (M = 5) idle VCIs numbered "1 " to "5" are available for use.
Since 2 6 the available VCIs are stacked, the M value directly represents the pointer 27 or address of a VCI which is to be assigned next. Therefore, when a fast 2 8 VC setup cell is received, a new VCI is assigned. For example, if output 2 9 port N = 2 is selected, a VCI value = 10 as indicated by the current M
3 0 value = 3 is assigned to the fast VC setup cell, and the M value is _8_ 1 decremented by one. When a fast VCI release cell is received, the M
2 value is incremented in a corresponding column and the VCI value 3 contained in it is returned to a position of the corresponding column 4 specified by the updated M value. Since the assignment of a VCl can be accomplished within a cell time, a high-speed VCI connection is made 6 possible.
7 On the other hand, the table management unit 32 constantly 8 monitors the idle VCI count values M for all output port numbers N and 9 notifies the monitored count values to the controller 13.
In Fig. S, the VCI reservation table 41 is partitioned into columns 1 1 corresponding to the input ports of the ATM switch 11 and rows 12 corresponding to the output ports of the ATM switch. In the reservation 13 table 41 the M/L ratio values of the reservation stack table 31 of each 14 two-way interface unit 10 are stored into the column of reservation table 41 which corresponds to the interface unit 10. A~ an example, the M/L
16 ratios of all output ports of interface unit 10-3 are stored in column 3 of 17 reassignment table 41 and the M/L ratios of the output port number N =
18 4, for example, of all interface units 10 are stored in row 4 of the 19 reassignment table 41. Control unit 40 compares the M/L value of a given input port of a given output port of the table 41 with some 21 threshold value. If it falls below the threshold value, the control unit 40 22 compares it with the M/L values of the other input ports of the given 2 3 output port. As indicated in Fig. 5, there is only two idle VCIs from input 24 port 3 to output port 4. If the threshold value is 3, the control unit 40 2 5 compares the idle VCI count (M = 2) with the M values, of the other input 2 6 ports to the same output port 4 and determines that there is a sufficient 27 amount of idle VCIs for input ports 5, 7 and 8 and reassigns some of the 2 8 M values of these input ports to input port 3 as indicated by the arrows.
2 9 Specifically, the VCI reassignment is implemented by reading a VCI from 3 0 the output port N = 4 of the reservation table 31 of one of interface units 1 10-S, 10-7 and 10-8, decrementing its M and L values by one, and writing 2 the VCI into the reservation table 31 of interface unit 10-3, and 3 incrementing its M and L values by one. The process is repeated until the 4 incremented M value reaches an appropriate value. In this manner, efficient utilization of idle VCI can be realized.
Claims (7)
1. A switching system connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCIs), the switching system comprising:
a plurality of interface means corresponding respectively to said incoming lines for receiving a signaling cell and a data cell from the corresponding incoming lines, each of the interface means comprising:
a memory for storing the VCIs pre-assigned to said outgoing lines;
a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs;
means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell;
means for monitoring idle VCIs in the memory of each of said interface means;
means for increasing the number of outgoing VCIs stored in one of the memories of one of said interface means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs stored in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value; and self-routing switch means for routing any of said cells according to a VCI assigned thereto.
a plurality of interface means corresponding respectively to said incoming lines for receiving a signaling cell and a data cell from the corresponding incoming lines, each of the interface means comprising:
a memory for storing the VCIs pre-assigned to said outgoing lines;
a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs;
means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell;
means for monitoring idle VCIs in the memory of each of said interface means;
means for increasing the number of outgoing VCIs stored in one of the memories of one of said interface means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs stored in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value; and self-routing switch means for routing any of said cells according to a VCI assigned thereto.
2. A switching system as claimed in claim 1, wherein said memory is a stack memory and each of the interface means further comprises means for fetching a VCI from the stack memory corresponding to the destination of the signaling cell if a connection is to be established in the header translation table and returning a VCI to the stack memory if an existing connection established in the header translation table is to be released.
3. A switching system connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCIs), the switching system comprising:
a plurality of interface means corresponding respectively to said incoming lines for receiving a signalling cell and a data cell from the corresponding incoming lines, each of the interface means comprising:
a stack memory for storing the VCIs pre-assigned to said outgoing lines;
a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs;
means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and an assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell; and self-routing switch means for routing any of said cells according to a VCI assigned thereto, wherein each of the interface means further comprises means for fetching a VCI from the stack memory corresponding to the destination of the signaling cell if a connection is to be established in the header translation table and returning a VCI to the stack memory if an existing connection established in the header translation table is to be released.
a plurality of interface means corresponding respectively to said incoming lines for receiving a signalling cell and a data cell from the corresponding incoming lines, each of the interface means comprising:
a stack memory for storing the VCIs pre-assigned to said outgoing lines;
a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs;
means for assigning one of the stored VCIs to said signaling cell according to the destination of the signaling cell, updating said header translation table so that a connection is established between an incoming VCI and an assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell; and self-routing switch means for routing any of said cells according to a VCI assigned thereto, wherein each of the interface means further comprises means for fetching a VCI from the stack memory corresponding to the destination of the signaling cell if a connection is to be established in the header translation table and returning a VCI to the stack memory if an existing connection established in the header translation table is to be released.
4. A switching system as claimed in claim 3, further comprising:
means for monitoring idle VCIs in the memory of each of said interface means; and means for increasing the number of outgoing VCIs stored in the memory of one of said interface means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value.
means for monitoring idle VCIs in the memory of each of said interface means; and means for increasing the number of outgoing VCIs stored in the memory of one of said interface means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value.
5. A switching system for a packet network in which a source station dissembles a packet into a plurality of cells and transmits the cells in sequence to a destination station, said switching system being connected to a plurality of incoming lines and a plurality of outgoing lines, each of said outgoing lines being pre-assigned a unique set of virtual channel identifiers (VCI), the switching system comprising:
a plurality of interface means corresponding respectively to said incoming lines for receiving first-category signaling cells, a second-category signaling cell and a data cell from the corresponding incoming lines, each of the interface means comprising;
a memory for storing the VCIs pre-assigned to said outgoing lines;
a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs;
means for assigning one of the stored VCIs to said second-category signaling cell according to the destination of the second-category signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell;
control means for assembling the first-category signaling cells into a signaling packet and assigning one of the stored VCIs to each of the first-category signaling cells that comprise the signaling packet; and self-routing switch means for routing any of said cells according to a VCI assigned thereto.
a plurality of interface means corresponding respectively to said incoming lines for receiving first-category signaling cells, a second-category signaling cell and a data cell from the corresponding incoming lines, each of the interface means comprising;
a memory for storing the VCIs pre-assigned to said outgoing lines;
a header translation table for defining relationships between a set of incoming VCIs and a corresponding set of outgoing VCIs;
means for assigning one of the stored VCIs to said second-category signaling cell according to the destination of the second-category signaling cell, updating said header translation table so that a connection is established between an incoming VCI and the assigned outgoing VCI, and assigning an outgoing VCI of the established connection to the data cell according to an incoming VCI contained in the data cell;
control means for assembling the first-category signaling cells into a signaling packet and assigning one of the stored VCIs to each of the first-category signaling cells that comprise the signaling packet; and self-routing switch means for routing any of said cells according to a VCI assigned thereto.
6. A switching system as claimed in claim 5, further comprising:
means for monitoring idle VCIs in the memory of each of said interface units; and means for increasing the number of outgoing VCIs stored in the memory of one of said interface means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs stored in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value.
means for monitoring idle VCIs in the memory of each of said interface units; and means for increasing the number of outgoing VCIs stored in the memory of one of said interface means in which the number of the monitored idle VCIs becomes smaller than a predetermined value and decreasing the number of outgoing VCIs stored in the memory of the rest of said interface means in which the number of the monitored idle VCIs is not smaller than said predetermined value.
7. A switching system as claimed in claim 5 or 6, wherein said memory is a stack memory, and wherein each of the interface means comprises means for fetching a VCI from the stack memory corresponding to the destination of the second-category signaling cell if a connection is to be established in said translation table and returning a VCI to the stack memory if an existing connection established in said translation table is to be released.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5-124549 | 1993-05-27 | ||
| JP12454993A JP2518515B2 (en) | 1993-05-27 | 1993-05-27 | High-speed connection setup packet switch |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2124424A1 CA2124424A1 (en) | 1994-11-28 |
| CA2124424C true CA2124424C (en) | 1999-09-28 |
Family
ID=14888232
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002124424A Expired - Lifetime CA2124424C (en) | 1993-05-27 | 1994-05-26 | Fast connection setup interfaces using pre-assigned virtual channel identifiers |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US5463621A (en) |
| JP (1) | JP2518515B2 (en) |
| CA (1) | CA2124424C (en) |
Families Citing this family (57)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4481517B2 (en) | 2001-03-19 | 2010-06-16 | 株式会社日立製作所 | Internetwork apparatus and internetwork method |
| US5920562A (en) * | 1996-11-22 | 1999-07-06 | Sprint Communications Co. L.P. | Systems and methods for providing enhanced services for telecommunication call |
| US5926482A (en) | 1994-05-05 | 1999-07-20 | Sprint Communications Co. L.P. | Telecommunications apparatus, system, and method with an enhanced signal transfer point |
| JPH10500542A (en) | 1994-05-05 | 1998-01-13 | スプリント コミュニケーションズ カンパニー，エル．ピー． | Method, system (system) and device for telecommunication control |
| US6633561B2 (en) | 1994-05-05 | 2003-10-14 | Sprint Communications Company, L.P. | Method, system and apparatus for telecommunications control |
| US6314103B1 (en) | 1994-05-05 | 2001-11-06 | Sprint Communications Company, L.P. | System and method for allocating bandwidth for a call |
| US6023474A (en) * | 1996-11-22 | 2000-02-08 | Sprint Communications C.O.L.P. | Broadband telecommunications system interface |
| US5991301A (en) * | 1994-05-05 | 1999-11-23 | Sprint Communications Co. L.P. | Broadband telecommunications system |
| US6430195B1 (en) | 1994-05-05 | 2002-08-06 | Sprint Communications Company L.P. | Broadband telecommunications system interface |
| US6031840A (en) * | 1995-12-07 | 2000-02-29 | Sprint Communications Co. L.P. | Telecommunications system |
| US6181703B1 (en) * | 1995-09-08 | 2001-01-30 | Sprint Communications Company L. P. | System for managing telecommunications |
| US6172977B1 (en) | 1994-05-05 | 2001-01-09 | Sprint Communications Company, L. P. | ATM direct access line system |
| JP3224963B2 (en) * | 1994-08-31 | 2001-11-05 | 株式会社東芝 | Network connection device and packet transfer method |
| US5579480A (en) * | 1995-04-28 | 1996-11-26 | Sun Microsystems, Inc. | System and method for traversing ATM networks based on forward and reverse virtual connection labels |
| JP3515263B2 (en) * | 1995-05-18 | 2004-04-05 | 株式会社東芝 | Router device, data communication network system, node device, data transfer method, and network connection method |
| KR0146992B1 (en) * | 1995-10-27 | 1998-08-17 | 양승택 | Equipment for control of atm cell demultiplexer |
| US6058429A (en) | 1995-12-08 | 2000-05-02 | Nortel Networks Corporation | Method and apparatus for forwarding traffic between locality attached networks using level 3 addressing information |
| AU2257097A (en) * | 1996-02-02 | 1997-08-22 | Sprint Communications Company, L.P. | Atm gateway system |
| US8117298B1 (en) | 1996-02-26 | 2012-02-14 | Graphon Corporation | Multi-homed web server |
| US5940393A (en) * | 1996-05-28 | 1999-08-17 | Sprint Communications Co. L.P. | Telecommunications system with a connection processing system |
| JP3332733B2 (en) | 1996-07-11 | 2002-10-07 | 株式会社東芝 | Node device and packet transfer method |
| JPH1075247A (en) * | 1996-08-29 | 1998-03-17 | Toshiba Corp | Node equipment and virtual connection managing method |
| FI104670B (en) * | 1996-09-24 | 2000-04-14 | Nokia Networks Oy | Packet routing in a data communication system |
| US6014378A (en) | 1996-11-22 | 2000-01-11 | Sprint Communications Company, L.P. | Telecommunications tandem system for circuit-based traffic |
| US6002689A (en) | 1996-11-22 | 1999-12-14 | Sprint Communications Co. L.P. | System and method for interfacing a local communication device |
| US6115380A (en) * | 1996-11-22 | 2000-09-05 | Sprint Communications Co., L.P. | Broadband telecommunications system |
| CA2271926C (en) | 1996-11-22 | 2005-10-11 | Sprint Communications Company, L.P. | System and method for transporting a call in a telecommunication network |
| US6067299A (en) * | 1997-04-16 | 2000-05-23 | Sprint Communications Company, L.P. | Communications system for providing ATM connections and echo cancellation |
| US6137800A (en) * | 1997-05-09 | 2000-10-24 | Sprint Communications Company, L. P. | System and method for connecting a call |
| US6704327B1 (en) | 1997-05-09 | 2004-03-09 | Sprint Communications Company, L.P. | System and method for connecting a call |
| US6178170B1 (en) | 1997-05-13 | 2001-01-23 | Sprint Communications Company, L. P. | System and method for transporting a call |
| JP3575225B2 (en) * | 1997-05-19 | 2004-10-13 | 株式会社日立製作所 | Packet switch, packet switching network, and packet switching method |
| DE19732676C2 (en) * | 1997-07-29 | 2002-01-31 | Siemens Ag | Method and adaptation device for switching dial-up connections between time-multiplex-oriented components of a communication network via an ATM communication network |
| JP3561126B2 (en) * | 1997-10-20 | 2004-09-02 | 富士通株式会社 | Connectionless communication method |
| US6563918B1 (en) | 1998-02-20 | 2003-05-13 | Sprint Communications Company, LP | Telecommunications system architecture for connecting a call |
| US6470019B1 (en) | 1998-02-20 | 2002-10-22 | Sprint Communications Company L.P. | System and method for treating a call for call processing |
| US6483837B1 (en) | 1998-02-20 | 2002-11-19 | Sprint Communications Company L.P. | System and method for connecting a call with an interworking system |
| US6091730A (en) * | 1998-03-30 | 2000-07-18 | Lucent Technologies Inc. | Control of asynchronous transfer mode (ATM) switching networks |
| US6275493B1 (en) * | 1998-04-02 | 2001-08-14 | Nortel Networks Limited | Method and apparatus for caching switched virtual circuits in an ATM network |
| US6546022B1 (en) | 1998-04-03 | 2003-04-08 | Sprint Communications Company, L.P. | Method, system and apparatus for processing information in a telecommunications system |
| KR100513030B1 (en) * | 1998-04-08 | 2005-11-21 | 삼성전자주식회사 | Method for managing on-line pvc by use of svc of atm network |
| US6160871A (en) | 1998-04-10 | 2000-12-12 | Sprint Communications Company, L.P. | Communications test system |
| US7227837B1 (en) | 1998-04-30 | 2007-06-05 | At&T Labs, Inc. | Fault tolerant virtual tandem switch |
| US6169735B1 (en) | 1998-04-30 | 2001-01-02 | Sbc Technology Resources, Inc. | ATM-based distributed virtual tandem switching system |
| US6195714B1 (en) | 1998-06-08 | 2001-02-27 | Nortel Networks Limited | System for transferring STM calls through ATM network by converting the STM calls to ATM and vice versa at the edge nodes of ATM network |
| US6252870B1 (en) | 1998-07-22 | 2001-06-26 | Siemens Aktiengesellschaft | Method and adapter device for switching switched connections between time-division-multiplex-oriented components of a communications network via an ATM communications network |
| US6822961B1 (en) * | 1998-10-02 | 2004-11-23 | Nortel Networks Limited | Method and apparatus for reduction of call setup rate in an ATM network |
| US6757285B1 (en) | 1998-12-17 | 2004-06-29 | Nortel Networks Limited | Method and apparatus for completing telephone calls between subnetworks |
| CA2290304C (en) * | 1998-12-23 | 2009-03-17 | Nortel Networks Corporation | Direct end-office atm trunking |
| US7106747B2 (en) * | 1999-11-30 | 2006-09-12 | Level 3 Communications, Llc | Systems and methods for implementing second-link routing in packet switched networks |
| US7356026B2 (en) * | 2000-12-14 | 2008-04-08 | Silicon Graphics, Inc. | Node translation and protection in a clustered multiprocessor system |
| JP3873639B2 (en) * | 2001-03-12 | 2007-01-24 | 株式会社日立製作所 | Network connection device |
| JP4481518B2 (en) | 2001-03-19 | 2010-06-16 | 株式会社日立製作所 | Information relay apparatus and transfer method |
| ATE367693T1 (en) * | 2001-12-31 | 2007-08-15 | Eci Telecom Ltd | TECHNIQUE FOR DETERMINING CONNECTIVITY SOLUTIONS FOR NETWORK ELEMENTS |
| GB0306536D0 (en) * | 2003-03-21 | 2003-04-23 | Marconi Comm Ltd | "Paths in telecommunications networks" |
| US8379648B1 (en) * | 2004-03-02 | 2013-02-19 | Cisco Technology, Inc. | Method and system for automatic mapping of data flow |
| JP6046016B2 (en) * | 2013-09-25 | 2016-12-14 | 株式会社日立製作所 | Transmission system and transmission method |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02100540A (en) * | 1988-10-07 | 1990-04-12 | Fujitsu Ltd | Self routing exchange system |
| JPH02234538A (en) * | 1989-03-07 | 1990-09-17 | Nippon Telegr & Teleph Corp <Ntt> | Method for communication with virtual channel identifier |
| JP2737215B2 (en) * | 1989-03-14 | 1998-04-08 | 富士通株式会社 | Data transfer method |
| JPH04229747A (en) * | 1990-08-17 | 1992-08-19 | Hitachi Ltd | Packet exchange system and packet exchange |
| JP3074778B2 (en) * | 1991-05-29 | 2000-08-07 | 日本電気株式会社 | Asynchronous transfer mode communication system and logical channel identification control method thereof |
| US5325356A (en) * | 1992-05-20 | 1994-06-28 | Xerox Corporation | Method for aggregating ports on an ATM switch for the purpose of trunk grouping |
-
1993
- 1993-05-27 JP JP12454993A patent/JP2518515B2/en not_active Expired - Fee Related
-
1994
- 1994-05-26 CA CA002124424A patent/CA2124424C/en not_active Expired - Lifetime
- 1994-05-27 US US08/250,454 patent/US5463621A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CA2124424A1 (en) | 1994-11-28 |
| US5463621A (en) | 1995-10-31 |
| JP2518515B2 (en) | 1996-07-24 |
| JPH06338901A (en) | 1994-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2124424C (en) | Fast connection setup interfaces using pre-assigned virtual channel identifiers | |
| US5774675A (en) | Header converting method | |
| US5898689A (en) | Packet network interface | |
| US5271004A (en) | Asynchronous transfer mode switching arrangement providing broadcast transmission | |
| EP0603916B1 (en) | Packet switching system using idle/busy status of output buffers | |
| US5535197A (en) | Shared buffer switching module | |
| EP0785698B1 (en) | Buffering of multicast cells in switching networks | |
| US6147999A (en) | ATM switch capable of routing IP packet | |
| JP3443264B2 (en) | Improved multicast routing in multistage networks | |
| US5689500A (en) | Multistage network having multicast routing congestion feedback | |
| US6236655B1 (en) | Port and link identification | |
| US5724358A (en) | High speed packet-switched digital switch and method | |
| US5513178A (en) | Cell multiplexing apparatus in ATM network | |
| CA2159459C (en) | Method and system for managing memory in a high speed network | |
| WO1998029993A1 (en) | Output queueing in a broadband multi-media satellite and terrestrial communications network | |
| US5434855A (en) | Method and apparatus for selective interleaving in a cell-switched network | |
| US5963552A (en) | Low/medium speed multi-casting device and method | |
| EP0439098A2 (en) | Packet switching system having self-routing switches | |
| CA2020814C (en) | Packet concentrator and packet switching system | |
| US6314096B1 (en) | Packet switching system having self-routing switches | |
| WO1995014269A1 (en) | A high-performance host interface for networks carrying connectionless traffic | |
| US20030021276A1 (en) | Method for sub-port multicasting in an ATM switching system | |
| Kumar et al. | On Design of a Shared-Buffer based ATM Switch for Broadband ISDN | |
| US6311230B1 (en) | System and method for cell switching with a peripheral component interconnect bus and decentralized, computer-controlled cell switch | |
| US6947429B1 (en) | Method for aligning of packet loss priority information in a data-packet switching communication device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20140526 |