CA2145218C - Prediction filter - Google Patents
Prediction filterInfo
- Publication number
- CA2145218C CA2145218C CA002145218A CA2145218A CA2145218C CA 2145218 C CA2145218 C CA 2145218C CA 002145218 A CA002145218 A CA 002145218A CA 2145218 A CA2145218 A CA 2145218A CA 2145218 C CA2145218 C CA 2145218C
- Authority
- CA
- Canada
- Prior art keywords
- register
- line
- prediction filter
- operatively connected
- prediction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0607—Interleaved addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/13—Adaptive entropy coding, e.g. adaptive variable length coding [AVLC] or context adaptive binary arithmetic coding [CABAC]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
- H04N19/91—Entropy coding, e.g. variable length coding [VLC] or arithmetic coding
Abstract
An apparatus is disclosed for processing video information using a first and a second prediction filter circuit which are substantially identical, and a control signal to process video information encoded in multiple standards. A filter circuit, such as may be used in such an apparatus, for use in video decompression comprises a prediction filter formatter, a first one-dimensional prediction filter, a dimension buffer, and a second one-dimensional prediction filter. A prediction filter, such as may be used in such a filter circuit, may comprise six registers, two multiplexers, and two summing circuits. A first register is connected to a first summing circuit. A second register is connected to a first multiplexer, which is connected to the first summing circuit. The first summing circuit is connected to a third register. A fourth register is connected to a second multiplexer, which is connected to a fifth register. The third register and the fifth register are connected to a second summing circuit, which is connected to a sixth register.
Description
PREDICTION FILTER
Reference to Related Applications This application is related to British Patent Application Serial No. 9405914.4 entitled "Video Decornpression" filed March 24, 1994.
Background of the Invention Field of the Invention The present invention is directed to a decompression circuit. The decompression circuit operates to decompress and/or decode a plurality of differently encoded input signals. The embodirnent chosen for description hereinafter relates to the decoding of a plurality of encoded picture standards . More specif ically, this ernbodiment relates to the decoding of any one of the well-known compression standards as Joint Photographic Expert Group (JPEG), Motion Picture Experts Group (bIPEG), and H.2~1.
According to the invention, a plurality of prediction filter circuits may process video information, and a control signal allows processing of video information enr_oded in multiple standards. A filter circuit as may be used to process video information is disclosed comprising a prediction filter formatter, a dimension buffer, and two one-dimensional prediction filters. Each such one-dimensional prediction filter may comprise six registers, two rnultiplexers, and two summing circuits, connected tagether such that processing of video information encoded in multiple standards rnay be processed.
Description of the Background Art U. S. Patent 4,866,510 to Goodfellow et al discloses a differential pulse code arrangement which reduces the bit rate of a composite color video signal. The reduction is achieved by predicting the present video signal sample from reconstructed past samples and forming a signal representative of the prediction error. The bit rate is further reduced by generating a signal predictive of the error signal and forming a signal corresponding to the difference between the error signal and the signal predictive thereof. On output, a video signal sample is reconstructed by summing the reconstructed error signal and the signal predictive of the previous video signal sample. A video signal sample generally comprises one or more lines of the composite signal.
U. S. Patent 5,301,040 to Hoshi et al discloses an apparatus for encoding data by transforming image data to a frequency zone. The apparatus may comprise two encoding means, which may perform encoding in parallel.
U. S. Patent 5,301,242 to Gonzales et al discloses an apparatus and method for encoding a video picture. The apparatus and method convert groups of blocks of digital video signals into compressible groups of blocks of digital video signals, according to the MPEG standard only.
U. S. Patent 4,142,205 to Linuma discloses an interframe encoder for a composite color television signal.
The interframe encoder obtains a frame difference signal by subtracting one frame signal from the subsequent frame signal.
Reference to Related Applications This application is related to British Patent Application Serial No. 9405914.4 entitled "Video Decornpression" filed March 24, 1994.
Background of the Invention Field of the Invention The present invention is directed to a decompression circuit. The decompression circuit operates to decompress and/or decode a plurality of differently encoded input signals. The embodirnent chosen for description hereinafter relates to the decoding of a plurality of encoded picture standards . More specif ically, this ernbodiment relates to the decoding of any one of the well-known compression standards as Joint Photographic Expert Group (JPEG), Motion Picture Experts Group (bIPEG), and H.2~1.
According to the invention, a plurality of prediction filter circuits may process video information, and a control signal allows processing of video information enr_oded in multiple standards. A filter circuit as may be used to process video information is disclosed comprising a prediction filter formatter, a dimension buffer, and two one-dimensional prediction filters. Each such one-dimensional prediction filter may comprise six registers, two rnultiplexers, and two summing circuits, connected tagether such that processing of video information encoded in multiple standards rnay be processed.
Description of the Background Art U. S. Patent 4,866,510 to Goodfellow et al discloses a differential pulse code arrangement which reduces the bit rate of a composite color video signal. The reduction is achieved by predicting the present video signal sample from reconstructed past samples and forming a signal representative of the prediction error. The bit rate is further reduced by generating a signal predictive of the error signal and forming a signal corresponding to the difference between the error signal and the signal predictive thereof. On output, a video signal sample is reconstructed by summing the reconstructed error signal and the signal predictive of the previous video signal sample. A video signal sample generally comprises one or more lines of the composite signal.
U. S. Patent 5,301,040 to Hoshi et al discloses an apparatus for encoding data by transforming image data to a frequency zone. The apparatus may comprise two encoding means, which may perform encoding in parallel.
U. S. Patent 5,301,242 to Gonzales et al discloses an apparatus and method for encoding a video picture. The apparatus and method convert groups of blocks of digital video signals into compressible groups of blocks of digital video signals, according to the MPEG standard only.
U. S. Patent 4,142,205 to Linuma discloses an interframe encoder for a composite color television signal.
The interframe encoder obtains a frame difference signal by subtracting one frame signal from the subsequent frame signal.
A corresponding interframe decoder operates in reverse.
U. S. Patent 4,924,298 to Kitamura discloses a rnethod and apparatus for predictive coding of a digital signal obtained from an analog color video signal. During the predictive coding process) a picture element in a first scanning line is predicted on the basis of a picture element in a second scanning line adjacent to the first scanning line.
U. S. Patent 4,924,308 to Feuchtwanger discloses a bandwidth reduction system for television signals. The system employs three spatial filter circuits capable of imposing respective resolution characteristics on the signals. Based on the degrees of motion occurring in respective spatial portions of the television picture, different levels of resolution are imposed by the different spatial filter circuits.
U. S. Patent 5,086,489 to Shimura discloses a method for compressing image signals. According to the patent, original image signals components representing an image are sampled such that the phases of the samples along a line are phase shifted from the samples located along a neighboring line. These representative image signal components are classified into main components, sampled at appropriate sampling intervals, and interpolated components, sub~ected to interpolation prediction encoding processing based on the main components.
Examples and further explanation of the present invention will now be described with reference to the drawings.
U. S. Patent 4,924,298 to Kitamura discloses a rnethod and apparatus for predictive coding of a digital signal obtained from an analog color video signal. During the predictive coding process) a picture element in a first scanning line is predicted on the basis of a picture element in a second scanning line adjacent to the first scanning line.
U. S. Patent 4,924,308 to Feuchtwanger discloses a bandwidth reduction system for television signals. The system employs three spatial filter circuits capable of imposing respective resolution characteristics on the signals. Based on the degrees of motion occurring in respective spatial portions of the television picture, different levels of resolution are imposed by the different spatial filter circuits.
U. S. Patent 5,086,489 to Shimura discloses a method for compressing image signals. According to the patent, original image signals components representing an image are sampled such that the phases of the samples along a line are phase shifted from the samples located along a neighboring line. These representative image signal components are classified into main components, sampled at appropriate sampling intervals, and interpolated components, sub~ected to interpolation prediction encoding processing based on the main components.
Examples and further explanation of the present invention will now be described with reference to the drawings.
Brief Description of the Drawings Figure 1 is a block diagram of the temporal decoder including the prediction filter system.
Figure 2 is another block diagram of the temporal decoder including the prediction filter system.
Figure 3 is a block diagram of the temporal decoder including the prediction filter system.
Figure 4 is a block diagram of the prediction filter system according to an embodiment of the invention.
Figure 5 is a block diagram of a prediction filter according to an embodiment of the invention.
Figure 6 is a detailed diagram of a prediction filter.
Figure 7 is a block of pixel data.
Summary of the Invention In accordance with the present invention, there is provided a circuit for processing video information, comprising: a first and a second prediction filter circuit for parallel processing of video information, wherein the information is encoded according to a selected one of a plurality of compression standards, and wherein said prediction filter circuits are functionally identical and internally configurable according to requirements of said selected one of said plurality of compression standards; and a control signal having a state representative of said selected one of said plurality of compression standards for configuring said first and second circuits to allow processing of video information encoded in accordance therewith.
Figure 2 is another block diagram of the temporal decoder including the prediction filter system.
Figure 3 is a block diagram of the temporal decoder including the prediction filter system.
Figure 4 is a block diagram of the prediction filter system according to an embodiment of the invention.
Figure 5 is a block diagram of a prediction filter according to an embodiment of the invention.
Figure 6 is a detailed diagram of a prediction filter.
Figure 7 is a block of pixel data.
Summary of the Invention In accordance with the present invention, there is provided a circuit for processing video information, comprising: a first and a second prediction filter circuit for parallel processing of video information, wherein the information is encoded according to a selected one of a plurality of compression standards, and wherein said prediction filter circuits are functionally identical and internally configurable according to requirements of said selected one of said plurality of compression standards; and a control signal having a state representative of said selected one of said plurality of compression standards for configuring said first and second circuits to allow processing of video information encoded in accordance therewith.
In accordance with the present invention, there is also provided a filter circuit for use in video decompression, comprising: a prediction filter formatter comprising a plurality of multiple shift registers for outputting data in a predetermined order; a first one-dimensional prediction filter operatively connected to said prediction filter formatter by a line; a dimension buffer operatively connected to said first one-dimensional prediction filter by a line; and a second one-dimensional prediction filter operatively connected to said dimension buffer by a line.
In accordance with the present invention, there is further provided a prediction filter, comprising: a first register; a second register; a first multiplexes operatively connected to said second register by a line; a first summing circuit operatively connected to said first register by a line and operatively connected to said first multiplexes by a line;
a third register operatively connected to said first summing circuit by a line; a fourth register; a second multiplexes operatively connected to said fourth register by a line; a fifth register operatively connected to said second multi-plexer by a line; a second multiplexes operatively connected to said fourth register by a line; a fifth register opera-tively connected to said second multiplexes by a line; a second summing circuit operatively connected to said third register by a line and operatively connected to said fifth register by a line; and a sixth register operatively connected to said second summing circuit by a line.
4a Overview of the Decompression Circuit The decompression circuit may comprise a Spatial Decoder, a Temporal Decoder, and a Video Formatter. Such a circuit is described in more detail in British Patent Application No. 9405914.4, which is hereby incorporated by reference.
Overview of the Temporal Decoder The Temporal Decoder uses information in one or more pictorial frames, or reference frames, to predict the inform-ation in another pictorial frame. The operation of the Temporal Decoder differs depending on the encoding standard in 4b operation, since different encoding standards allow different types of prediction, motion compensation, and frame reordering. The reference frames are stored in two external frame buffers.
Overview of the JPEG Standard The JPEG standard does not use inter-frame prediction. Therefore, in this mode the Temporal Decoder will pass the JPEG data through to the Uideo Formatter, without performing any substantive decoding beyond that accomplished by the Spatial Decoder.
Overview of the MPEG Standard The MPEG standard uses three different frame types:
Intra (I), Predicted (P), and Bi-directionally interpolated (B). A frame is composed of picture elements, or gels. I
frames require no decoding by the Temporal Decoder, but are used in decoding P and H frames. The I frames can be stored in a frame buffer until they are needed.
Decoding P frames requires forming predictions from a previously decoded I or P frame. Decoded P frames can also be stored in one of the frame buffers for later use in decoding P and B frames.
B frames are based on predictions from two reference frames, one from the future and one from the past, which are stored in the frame buffers. B frames, however, are not stored in either of the frame buffers.
The MPEG standard also uses motion compensation, which is the use of motion vectors to improve the efficiency of the predict ion of pel valaeS . clot ion vectors provide offsets in the past and/or future reference frames.
The MPEG standard ~_~ses motion vectors in both the x-dirnension and the y-dimension. The standard allows motion vectors to be specified to half-pel accurar_y in either dirnens ion .
In one conf igurat ion under the MPEG standard, f rarnes are output by the Temporal Decoder in the same order that they are input to the Temporal Decoder. This configuration is termed MPEG operation without re-ordering. However, because the MPEG standard allows prediction from future reference frames, frames may be re-ordered. In this configuration, B
frarnes are decoded and output in the same order as they are input, as described above. I and P frames, however, are not output as they are decoded. Instead, they are decoded and written into the frame buffers. They are output only when a subsequent I or P frame arrives for decoding.
For full details of prediction and the arithmetic operations involved, reference is made to the proposed MPEG
standard draft. The Temporal Decoder meets the requirements listed therein.
Overview of the H.261 Standard The H.261 standard makes predictions only from the frame just decoded. In operation, as each f came is decoded, it is written into one of the two frame buffers for use in decoding the next frarne. Decoded pictures are output by the 2i452i8 ,....
Temporal Decoder as they are written into the frame buffers;
thus, H.261 does not support frame re-ordering.
In the H.261 standard, motion vectors are specified only to integer pel accuracy. In addition) the encoder may specify that a low-pass filter be applied to the result of any resulting prediction.
For full details of predict ion and the arithmet is operations involved, reference is made to the H.261 standard.
The Temporal Decoder meets the requirements listed therein.
The Temporal Decoder includes a prediction filter system. The prediction filter system receives a block or blocks of pixels to be used in the prediction, and additional information in the form of flags or signals. From the addit tonal informat ion, the predict ion f i lter system determines the standard which is operational, the configuration of that standard, the level of accuracy of the motion vectors, and other information. The prediction filter system then applies the correct interpolation function based on that information.
Because Borne blocks of a frame may be predicted and other blocks may be encoded directly, the output from the prediction filters may need to be added to the rest of a frame. The prediction adder performs this function.
If the frame is a B frame, the Ternporal Decoder outputs it to the Video Formatter. If the frame is an I or P
frame, the Temporal Decoder writes the frame to one of the frame buffers and outputs either that frame, if frame re-ordering is inactive, or the previous I or P frame, if frame re-ordering is active.
Detailed Description of the Preferred Embodiments A temporal decoder 10 is shown in Figures 1, 2, and 3. A first output from a DRAM interface 12 is passed over lines 404,405 to a prediction filter system 400. The output from the prediction filter system 400 is passed over a line 410 as a second input to a prediction adder 13. A first output from the prediction adder 13 is passed over a line 14 to an output selector 15. A second output from the prediction adder 13 is passed over a line 16.
The prediction filter system 500 is a circuit for processing video information, comprising a first and a second prediction filter for parallel processing of video information, wherein the prediction filters are substantially identical, and a control signal to allow processing of video information encoded in multiple standards. More specifically, one embodiment of the prediction filter system 500 is a filter circuit for use in video decompression, comprising a prediction filter formatter, a first one-dimensional prediction filter operatively connected to the prediction filter formatter, a dimension buffer operatively connected to the first one-dimensional prediction filter, and a second one-dimensional prediction filter operatively connected to the dimension buffer. The prediction filter formatter comprises a plurality of multiple shift registers for outputting data in a predetermined order. Each of the prediction filters may comprise a first register, a second register, a first multiplexes operatively connected to the second register, a first summing circuit operatively connected to the first register and the first multiplexes, a third register operatively connected to the first summing circuit, a fourth register, a second multiplexes operatively connected to the fourth register, a fifth register operatively connected to the second multiplexes, a second summing circuit operatively connected to the third register and the fifth register) and a sixth register operatively connected to the second summing circuit.
Referring to Figure 4, the overall structure of the prediction filter system 400 is shown. The prediction filter system 400 cornprises a plurality of prediction filters 401, 402 and a prediction filters adder 403. The forward prediction filter 401 and the backward prediction filter 402 are identical and filter the forward and backward prediction blocks in MPEG mode. In H.261 mode, only the forward prediction filter 401 is used, because the H.261 standard does not contain backward prediction capability.
Each prediction filter 401, 402 acts independently, processing data as soon as valid data appears at inputs 404, 405. The output from the forward prediction filter 401 is passed over a line 406 to the prediction filters adder 403.
The output from the backward prediction filter 402 is passed over a line 407 to the prediction filters adder 403. Other inputs to the prediction filters adder 403 are passed over lines 408-409. The output frorn the prediction filters adder 403 is passed over a line 410. Each of the lines 404-410 in 21~r521~
the prediction filter systern 400 may be a two-wire interface.
Multi-standard operation requires that the prediction filter systern 400 be configurable to perform either MPEG or H.261 filtering. Flags or other appropriate signals may be passed to the prediction filter system 400 to reconfigure the system. These flags are passed to the individual prediction filters 401, 402 as discussed in more detail later, and to the prediction filters adder 403.
There are four flags or signals which configure the prediction filters adder 403. Of these, fwd_ima twin and fwd num are passed through the forward prediction filter 401, and bwd-ima-twin and bwd-p-num are passed through the backward prediction filter 402.
As described in more detail later, the prediction filters adder 403 uses these flags or signals to activate or deactivate two state variables, fwd_on and bwd_on. The fwd_on state variable indicates whether forward prediction is used to predict the pel values in the current block. Likewise, the bwd_on state variable indicates whether backward prediction is used to predict the pel values in the current block.
In H.261 operation, backward prediction is never used, so the bwd_on state variable is always inactive.
Therefore, the prediction filters adder 403 will ignore the output from the backward prediction filter 402. If the fwd on state variable is active, the output from the forward prediction filter 401 passes through the prediction filters adder 403. If then fwd on state variable is inactive, then no prediction is performed for the current block, and the prediction filters adder 403 passes no information from either prediction filter 401, 402.
In MPEG operation, there are four possible cases for the fwd on and bwd on state variables. If neither state variable is active, the prediction filters adder 403 passes no information from either prediction filter 401, 402.
If the fwd on state variable is active but the bwd_on state variable is inactive, the prediction filters adder 403 passes the output from the forward prediction filter 401.
If the bwd on state variable is active but the fwd_on state variable is inactive, the prediction filters adder 403 passes the output from the backward prediction filter 402.
If both state variables are active, the prediction filters adder 403 passes the average of the outputs from the prediction filters 401, 402, rounded toward positive infinity.
As shown in Figure 5, each prediction filter 401, 402 consists of substantially the same structure. Input data enters a prediction filters formatter 501, which puts the data in a form that can be readily filtered. The data is then passed to a first one dimensional prediction filter 502, which performs a one-dimensional prediction. This prediction may be on the x-dimension or the y-dimension. The data is then passed to a dimension buffer 503, which prepares the data for further filtering.
The data is then passed to a second one-dimensional prediction filter 504, which performs a one-dimensional prediction on the dimension not predicted by the first one-dimensional prediction filter 502. Finally, the data is out put .
For convenience of explanation only, the following discussion assumes that the one-dimensional prediction filter 502 operates on the x-coordinate and the one-dimensional prediction filter 504 operates on the y-coordinate, Either one-dimensional prediction filter 502, 504 rosy operate on either the x-coordinate or the y-r_oordinate, Thus, those skilled in the art will recognize frorn the following explanation how the one-dimensional prediction filters 502, 504 operate.
Referring to Figure 6, there is shown the structure of a one-dimensional prediction filter 502, 504. The structure of each one-dimensional prediction filter 502, 504 is identical. Each contains three registers 601, 602, 603 which receive data. The data in the register 602 is passed to a multiplexes 604. The result from the multiplexes 604 is added to the data in the register 601 in a surnming circuit 605, and the result is passed to a register 606.
The data in the register 603 is passed to a multiplexes 607, and the result is passed to a register 608.
The data in the register 606 is added to the data in the register 608 in a summing r_ircuit 609, and the result is passed to a register 610.
Additionally) three registers 611, 612, 613 pass control information through each one-dimensional prediction filter 502, 504. All data passed between both data components and control registers of the one-dimensional prediction filters 502, 504 may be passed over two-line interfaces. In addition, the input to the registers 601, 602, 603 and the output from the register 610 may be two-line interfaces.
Three information signals will be passed to the prediction filter system 400 to indicate which mode and which configuration is operational. The first signal is the h261 on signal. If this signal is active) then the H.261 standard is operational. If this signal is inactive, then the MPEG
standard is operational.
The second and third signals, xdim and ydim, indicate whether the motion vector in a particular dimension specifies interpolation based on a half-pel or a whole pel.
If the xdim signal is inactive, then the motion vector in the x-dimension specifies an integer multiple of a pel. If the xdim signal is active, then the motion vector in the x-dimension specifies an odd multiple of a half-pel. The ydim signal specifies the same information with regard to the y-dimension.
Because the H.261 standard allows motion vectors only to integer pel accuracy, the xdim and ydim signals are always inactive when the h261_on signal is active. As shown in Figure 7, the prediction filter system 400 outputs blocks 700 of eight rows of eight pels 701 each. In addition, as will be described with regard to the function of the one-dimensional prediction filters 502, 504 under each mode of operation, the size of an input block necessary to output a block of eight rows of eight pixels depends on whether xdirn or ydirn is active. In particular, if the xdim signal is active, the input block must have 9 pels in the x-dimension; if the xdim signal is inactive, the input block must have 8 pels in the x-dimension. If the ydim signal is active, the input block roust have 9 gels in the y-dimension; if the ydirn signal is inactive, the input block must have 8 gels in the y-dimension. This is summarized in the following table.
h261 on xdim ydim Function 0 0 0 F1 = xi 0 0 1 MPEG 8x9 block 0 1 0 MPEG 9x8 blor_k 0 1 1 MPEG 9x9 block 1 0 0 H.251 Low-pass Filter 1 0 1 Illegal 1 1 0 Illegal 1 1 1 Illegal -The operation of each one-dimensional prediction filter 502,504 differs between MPEG and H.261 operation) and will be described in relation with each mode of operation. H.261 o~~eration) being the more complex, will be described first.
In H.251 mode, earn one-dimensional prediction filter 602, 604 irnplernents the following standard one-dinnens tonal f i It er eqaat ion F - xi+1 + 2xi + xi-1 (1 ~ i ~ 6) i _ 4 (1) Fi = xi(otherwise) Because xdirn and ydirn are always inactive in H.261 mode, the input block is eight rows of eight gels each.
Therefore, Figure 7 accurately represents both the input and the output blocks from the prediction filter system 400 in H.261 mode.
The equation (1) is applied to each row of the block 700 by the one-dimensional x-coordinate prediction filter 502, and is applied to each colurnn of the block 700 by the one-dimensional y-coordinate prediction filter 504. Referring to Figure 6, the pel values xi-1, xi and xi+1 in the equation (1) are loaded into registers 601) 602, 603, respectively.
The pel value xi is multiplied by two by the multiplexes 604, added to the pel value xi-1 in the summing circuit 605, and the result is loaded into the register 606.
The pel value xi+1 in the register 603 passes through the rnultiplexer 607 without being altered, and is loaded into the register 608. Finally, the values in registers 606 and 608 are added together in the summing circuit 609, and loaded into the register 610.
The above process implements the H.261 equation for pels within a row or column. To implement the H.261 equation for the first and last pel in a row or column, the registers 601 and 603 are reset. The pel value xi flows through register 602 and is multiplied by four by the multiplexes 604.
The result flows unaltered through registers 602 and 606, because the summing circuits 605 and 609 each add zero to the pel value xi.
It will be noted that the above implementations yield values equal to four times the result required by the one-dimensional filter equation. In order to retain arithmetic accuracy, division, by 16, accomplished by shifting right by 4 places, is performed at the input to the prediction filters adder 403 after both x-dimension and y-dimension filtering has been performed.
During MPEG operation, the one-dimensional prediction filters 502, 504 perform a simple half-pel interpolation:
x i + x 1+1 F1 = (0 _< i s 7,halfpel) Fi = xi (0 s i ~ 7,integerpel) The operation of the one-dimensional prediction filter 502 is the same in MPEG mode with integer pel motion compensation as described above in connection with H.261 operation on the first and last pels in a row or column. For MPEG mode with half-peloperation, the register 601 is permanently reset, pel value xi is loaded into the register 602) and pel value xi+1 is loaded into the register 603. Pel value xi in the register 602 is multiplied by two by the rnultiplexer 604, and pel value xi+1 in the register 603 is molt iplied by two by the molt iplexer 607 . These values are 21~~~~~
then added in summing circuit 609 to obtain a value four times the required result. As described above in connection with H.261 operation, this is corrected for at the input to the prediction filters adder 403.
In H.261 operation, the prediction filters formatter 501 merely ensures that data is presented to the first one-dimensional prediction filter 502 in the correct order.
This requires a three-stage shift register, the first stage being connected to the input of the register 603, the second stage to the input of the register 602, and the third to the input of the register 601.
In MPEG operation) the operation is simpler. For half-pel interpolation, the prediction filters formatter 501 requires only a two-stage shift register. The first stage is connected to the input of the register 603, and the second stage to the input of the register 602. For integer pel interpolation, the prediction filters formatter 501 need only pass the current pel value to the input of the register 602.
In the H.261 mode, between the one-dimensional x-coordinate prediction filter 502 and the one-dimensional y-coordinate prediction filter 504, the dimension buffer 503 buffers data so that groups of three vertical gels are presented to the one-dimensional y-coordinate prediction filter 504. Therefore, no transposition occurs with the prediction filter system 400. The dimension buffer 503 must be large enough to hold two rows of eight gels each. The sequence in which pels are output from the dimension buffer 503 is illustrated in the following table.
Clock Input Outy_it Clock Input Out~~ut Pixel Pixel Pixels Pixel 1 0 55a 17 16 7 2 1 5~ 13 17 F(0,8,16)b 3 2 57 19 18 F(1,9,17) 4 3 58 20 19 F(2,10,18) 4 59 21 20 F(3,11,19) 6 5 50 22 21 F(4,12,20) 7 5 51 23 22 F(5,13,21}
In accordance with the present invention, there is further provided a prediction filter, comprising: a first register; a second register; a first multiplexes operatively connected to said second register by a line; a first summing circuit operatively connected to said first register by a line and operatively connected to said first multiplexes by a line;
a third register operatively connected to said first summing circuit by a line; a fourth register; a second multiplexes operatively connected to said fourth register by a line; a fifth register operatively connected to said second multi-plexer by a line; a second multiplexes operatively connected to said fourth register by a line; a fifth register opera-tively connected to said second multiplexes by a line; a second summing circuit operatively connected to said third register by a line and operatively connected to said fifth register by a line; and a sixth register operatively connected to said second summing circuit by a line.
4a Overview of the Decompression Circuit The decompression circuit may comprise a Spatial Decoder, a Temporal Decoder, and a Video Formatter. Such a circuit is described in more detail in British Patent Application No. 9405914.4, which is hereby incorporated by reference.
Overview of the Temporal Decoder The Temporal Decoder uses information in one or more pictorial frames, or reference frames, to predict the inform-ation in another pictorial frame. The operation of the Temporal Decoder differs depending on the encoding standard in 4b operation, since different encoding standards allow different types of prediction, motion compensation, and frame reordering. The reference frames are stored in two external frame buffers.
Overview of the JPEG Standard The JPEG standard does not use inter-frame prediction. Therefore, in this mode the Temporal Decoder will pass the JPEG data through to the Uideo Formatter, without performing any substantive decoding beyond that accomplished by the Spatial Decoder.
Overview of the MPEG Standard The MPEG standard uses three different frame types:
Intra (I), Predicted (P), and Bi-directionally interpolated (B). A frame is composed of picture elements, or gels. I
frames require no decoding by the Temporal Decoder, but are used in decoding P and H frames. The I frames can be stored in a frame buffer until they are needed.
Decoding P frames requires forming predictions from a previously decoded I or P frame. Decoded P frames can also be stored in one of the frame buffers for later use in decoding P and B frames.
B frames are based on predictions from two reference frames, one from the future and one from the past, which are stored in the frame buffers. B frames, however, are not stored in either of the frame buffers.
The MPEG standard also uses motion compensation, which is the use of motion vectors to improve the efficiency of the predict ion of pel valaeS . clot ion vectors provide offsets in the past and/or future reference frames.
The MPEG standard ~_~ses motion vectors in both the x-dirnension and the y-dimension. The standard allows motion vectors to be specified to half-pel accurar_y in either dirnens ion .
In one conf igurat ion under the MPEG standard, f rarnes are output by the Temporal Decoder in the same order that they are input to the Temporal Decoder. This configuration is termed MPEG operation without re-ordering. However, because the MPEG standard allows prediction from future reference frames, frames may be re-ordered. In this configuration, B
frarnes are decoded and output in the same order as they are input, as described above. I and P frames, however, are not output as they are decoded. Instead, they are decoded and written into the frame buffers. They are output only when a subsequent I or P frame arrives for decoding.
For full details of prediction and the arithmetic operations involved, reference is made to the proposed MPEG
standard draft. The Temporal Decoder meets the requirements listed therein.
Overview of the H.261 Standard The H.261 standard makes predictions only from the frame just decoded. In operation, as each f came is decoded, it is written into one of the two frame buffers for use in decoding the next frarne. Decoded pictures are output by the 2i452i8 ,....
Temporal Decoder as they are written into the frame buffers;
thus, H.261 does not support frame re-ordering.
In the H.261 standard, motion vectors are specified only to integer pel accuracy. In addition) the encoder may specify that a low-pass filter be applied to the result of any resulting prediction.
For full details of predict ion and the arithmet is operations involved, reference is made to the H.261 standard.
The Temporal Decoder meets the requirements listed therein.
The Temporal Decoder includes a prediction filter system. The prediction filter system receives a block or blocks of pixels to be used in the prediction, and additional information in the form of flags or signals. From the addit tonal informat ion, the predict ion f i lter system determines the standard which is operational, the configuration of that standard, the level of accuracy of the motion vectors, and other information. The prediction filter system then applies the correct interpolation function based on that information.
Because Borne blocks of a frame may be predicted and other blocks may be encoded directly, the output from the prediction filters may need to be added to the rest of a frame. The prediction adder performs this function.
If the frame is a B frame, the Ternporal Decoder outputs it to the Video Formatter. If the frame is an I or P
frame, the Temporal Decoder writes the frame to one of the frame buffers and outputs either that frame, if frame re-ordering is inactive, or the previous I or P frame, if frame re-ordering is active.
Detailed Description of the Preferred Embodiments A temporal decoder 10 is shown in Figures 1, 2, and 3. A first output from a DRAM interface 12 is passed over lines 404,405 to a prediction filter system 400. The output from the prediction filter system 400 is passed over a line 410 as a second input to a prediction adder 13. A first output from the prediction adder 13 is passed over a line 14 to an output selector 15. A second output from the prediction adder 13 is passed over a line 16.
The prediction filter system 500 is a circuit for processing video information, comprising a first and a second prediction filter for parallel processing of video information, wherein the prediction filters are substantially identical, and a control signal to allow processing of video information encoded in multiple standards. More specifically, one embodiment of the prediction filter system 500 is a filter circuit for use in video decompression, comprising a prediction filter formatter, a first one-dimensional prediction filter operatively connected to the prediction filter formatter, a dimension buffer operatively connected to the first one-dimensional prediction filter, and a second one-dimensional prediction filter operatively connected to the dimension buffer. The prediction filter formatter comprises a plurality of multiple shift registers for outputting data in a predetermined order. Each of the prediction filters may comprise a first register, a second register, a first multiplexes operatively connected to the second register, a first summing circuit operatively connected to the first register and the first multiplexes, a third register operatively connected to the first summing circuit, a fourth register, a second multiplexes operatively connected to the fourth register, a fifth register operatively connected to the second multiplexes, a second summing circuit operatively connected to the third register and the fifth register) and a sixth register operatively connected to the second summing circuit.
Referring to Figure 4, the overall structure of the prediction filter system 400 is shown. The prediction filter system 400 cornprises a plurality of prediction filters 401, 402 and a prediction filters adder 403. The forward prediction filter 401 and the backward prediction filter 402 are identical and filter the forward and backward prediction blocks in MPEG mode. In H.261 mode, only the forward prediction filter 401 is used, because the H.261 standard does not contain backward prediction capability.
Each prediction filter 401, 402 acts independently, processing data as soon as valid data appears at inputs 404, 405. The output from the forward prediction filter 401 is passed over a line 406 to the prediction filters adder 403.
The output from the backward prediction filter 402 is passed over a line 407 to the prediction filters adder 403. Other inputs to the prediction filters adder 403 are passed over lines 408-409. The output frorn the prediction filters adder 403 is passed over a line 410. Each of the lines 404-410 in 21~r521~
the prediction filter systern 400 may be a two-wire interface.
Multi-standard operation requires that the prediction filter systern 400 be configurable to perform either MPEG or H.261 filtering. Flags or other appropriate signals may be passed to the prediction filter system 400 to reconfigure the system. These flags are passed to the individual prediction filters 401, 402 as discussed in more detail later, and to the prediction filters adder 403.
There are four flags or signals which configure the prediction filters adder 403. Of these, fwd_ima twin and fwd num are passed through the forward prediction filter 401, and bwd-ima-twin and bwd-p-num are passed through the backward prediction filter 402.
As described in more detail later, the prediction filters adder 403 uses these flags or signals to activate or deactivate two state variables, fwd_on and bwd_on. The fwd_on state variable indicates whether forward prediction is used to predict the pel values in the current block. Likewise, the bwd_on state variable indicates whether backward prediction is used to predict the pel values in the current block.
In H.261 operation, backward prediction is never used, so the bwd_on state variable is always inactive.
Therefore, the prediction filters adder 403 will ignore the output from the backward prediction filter 402. If the fwd on state variable is active, the output from the forward prediction filter 401 passes through the prediction filters adder 403. If then fwd on state variable is inactive, then no prediction is performed for the current block, and the prediction filters adder 403 passes no information from either prediction filter 401, 402.
In MPEG operation, there are four possible cases for the fwd on and bwd on state variables. If neither state variable is active, the prediction filters adder 403 passes no information from either prediction filter 401, 402.
If the fwd on state variable is active but the bwd_on state variable is inactive, the prediction filters adder 403 passes the output from the forward prediction filter 401.
If the bwd on state variable is active but the fwd_on state variable is inactive, the prediction filters adder 403 passes the output from the backward prediction filter 402.
If both state variables are active, the prediction filters adder 403 passes the average of the outputs from the prediction filters 401, 402, rounded toward positive infinity.
As shown in Figure 5, each prediction filter 401, 402 consists of substantially the same structure. Input data enters a prediction filters formatter 501, which puts the data in a form that can be readily filtered. The data is then passed to a first one dimensional prediction filter 502, which performs a one-dimensional prediction. This prediction may be on the x-dimension or the y-dimension. The data is then passed to a dimension buffer 503, which prepares the data for further filtering.
The data is then passed to a second one-dimensional prediction filter 504, which performs a one-dimensional prediction on the dimension not predicted by the first one-dimensional prediction filter 502. Finally, the data is out put .
For convenience of explanation only, the following discussion assumes that the one-dimensional prediction filter 502 operates on the x-coordinate and the one-dimensional prediction filter 504 operates on the y-coordinate, Either one-dimensional prediction filter 502, 504 rosy operate on either the x-coordinate or the y-r_oordinate, Thus, those skilled in the art will recognize frorn the following explanation how the one-dimensional prediction filters 502, 504 operate.
Referring to Figure 6, there is shown the structure of a one-dimensional prediction filter 502, 504. The structure of each one-dimensional prediction filter 502, 504 is identical. Each contains three registers 601, 602, 603 which receive data. The data in the register 602 is passed to a multiplexes 604. The result from the multiplexes 604 is added to the data in the register 601 in a surnming circuit 605, and the result is passed to a register 606.
The data in the register 603 is passed to a multiplexes 607, and the result is passed to a register 608.
The data in the register 606 is added to the data in the register 608 in a summing r_ircuit 609, and the result is passed to a register 610.
Additionally) three registers 611, 612, 613 pass control information through each one-dimensional prediction filter 502, 504. All data passed between both data components and control registers of the one-dimensional prediction filters 502, 504 may be passed over two-line interfaces. In addition, the input to the registers 601, 602, 603 and the output from the register 610 may be two-line interfaces.
Three information signals will be passed to the prediction filter system 400 to indicate which mode and which configuration is operational. The first signal is the h261 on signal. If this signal is active) then the H.261 standard is operational. If this signal is inactive, then the MPEG
standard is operational.
The second and third signals, xdim and ydim, indicate whether the motion vector in a particular dimension specifies interpolation based on a half-pel or a whole pel.
If the xdim signal is inactive, then the motion vector in the x-dimension specifies an integer multiple of a pel. If the xdim signal is active, then the motion vector in the x-dimension specifies an odd multiple of a half-pel. The ydim signal specifies the same information with regard to the y-dimension.
Because the H.261 standard allows motion vectors only to integer pel accuracy, the xdim and ydim signals are always inactive when the h261_on signal is active. As shown in Figure 7, the prediction filter system 400 outputs blocks 700 of eight rows of eight pels 701 each. In addition, as will be described with regard to the function of the one-dimensional prediction filters 502, 504 under each mode of operation, the size of an input block necessary to output a block of eight rows of eight pixels depends on whether xdirn or ydirn is active. In particular, if the xdim signal is active, the input block must have 9 pels in the x-dimension; if the xdim signal is inactive, the input block must have 8 pels in the x-dimension. If the ydim signal is active, the input block roust have 9 gels in the y-dimension; if the ydirn signal is inactive, the input block must have 8 gels in the y-dimension. This is summarized in the following table.
h261 on xdim ydim Function 0 0 0 F1 = xi 0 0 1 MPEG 8x9 block 0 1 0 MPEG 9x8 blor_k 0 1 1 MPEG 9x9 block 1 0 0 H.251 Low-pass Filter 1 0 1 Illegal 1 1 0 Illegal 1 1 1 Illegal -The operation of each one-dimensional prediction filter 502,504 differs between MPEG and H.261 operation) and will be described in relation with each mode of operation. H.261 o~~eration) being the more complex, will be described first.
In H.251 mode, earn one-dimensional prediction filter 602, 604 irnplernents the following standard one-dinnens tonal f i It er eqaat ion F - xi+1 + 2xi + xi-1 (1 ~ i ~ 6) i _ 4 (1) Fi = xi(otherwise) Because xdirn and ydirn are always inactive in H.261 mode, the input block is eight rows of eight gels each.
Therefore, Figure 7 accurately represents both the input and the output blocks from the prediction filter system 400 in H.261 mode.
The equation (1) is applied to each row of the block 700 by the one-dimensional x-coordinate prediction filter 502, and is applied to each colurnn of the block 700 by the one-dimensional y-coordinate prediction filter 504. Referring to Figure 6, the pel values xi-1, xi and xi+1 in the equation (1) are loaded into registers 601) 602, 603, respectively.
The pel value xi is multiplied by two by the multiplexes 604, added to the pel value xi-1 in the summing circuit 605, and the result is loaded into the register 606.
The pel value xi+1 in the register 603 passes through the rnultiplexer 607 without being altered, and is loaded into the register 608. Finally, the values in registers 606 and 608 are added together in the summing circuit 609, and loaded into the register 610.
The above process implements the H.261 equation for pels within a row or column. To implement the H.261 equation for the first and last pel in a row or column, the registers 601 and 603 are reset. The pel value xi flows through register 602 and is multiplied by four by the multiplexes 604.
The result flows unaltered through registers 602 and 606, because the summing circuits 605 and 609 each add zero to the pel value xi.
It will be noted that the above implementations yield values equal to four times the result required by the one-dimensional filter equation. In order to retain arithmetic accuracy, division, by 16, accomplished by shifting right by 4 places, is performed at the input to the prediction filters adder 403 after both x-dimension and y-dimension filtering has been performed.
During MPEG operation, the one-dimensional prediction filters 502, 504 perform a simple half-pel interpolation:
x i + x 1+1 F1 = (0 _< i s 7,halfpel) Fi = xi (0 s i ~ 7,integerpel) The operation of the one-dimensional prediction filter 502 is the same in MPEG mode with integer pel motion compensation as described above in connection with H.261 operation on the first and last pels in a row or column. For MPEG mode with half-peloperation, the register 601 is permanently reset, pel value xi is loaded into the register 602) and pel value xi+1 is loaded into the register 603. Pel value xi in the register 602 is multiplied by two by the rnultiplexer 604, and pel value xi+1 in the register 603 is molt iplied by two by the molt iplexer 607 . These values are 21~~~~~
then added in summing circuit 609 to obtain a value four times the required result. As described above in connection with H.261 operation, this is corrected for at the input to the prediction filters adder 403.
In H.261 operation, the prediction filters formatter 501 merely ensures that data is presented to the first one-dimensional prediction filter 502 in the correct order.
This requires a three-stage shift register, the first stage being connected to the input of the register 603, the second stage to the input of the register 602, and the third to the input of the register 601.
In MPEG operation) the operation is simpler. For half-pel interpolation, the prediction filters formatter 501 requires only a two-stage shift register. The first stage is connected to the input of the register 603, and the second stage to the input of the register 602. For integer pel interpolation, the prediction filters formatter 501 need only pass the current pel value to the input of the register 602.
In the H.261 mode, between the one-dimensional x-coordinate prediction filter 502 and the one-dimensional y-coordinate prediction filter 504, the dimension buffer 503 buffers data so that groups of three vertical gels are presented to the one-dimensional y-coordinate prediction filter 504. Therefore, no transposition occurs with the prediction filter system 400. The dimension buffer 503 must be large enough to hold two rows of eight gels each. The sequence in which pels are output from the dimension buffer 503 is illustrated in the following table.
Clock Input Outy_it Clock Input Out~~ut Pixel Pixel Pixels Pixel 1 0 55a 17 16 7 2 1 5~ 13 17 F(0,8,16)b 3 2 57 19 18 F(1,9,17) 4 3 58 20 19 F(2,10,18) 4 59 21 20 F(3,11,19) 6 5 50 22 21 F(4,12,20) 7 5 51 23 22 F(5,13,21}
8 7 ~2 24 23 F(~,14,22}
9 $ ~3 25 24 F(7,15,23}
10 9 0 2F 25 F(8,16,24) 11 10 1 27 2~ F(9,17,25) 12 11 2 28 27 F(10,18,25}
13 12 3 29 28 F(11,19,27) 14 13 4 30 29 F(12,20,28) 14 5 31 30 F(13,21,29) 1~ 15 ~ 32 31 (14,22,30}
a. Last row of pixels from previous x~lor_k or invalid data if there was no ~~revious block (or there was a long ga~~
,....
z~~~z~s between blocks).
b. F(x) indicates the function in H.261 filter equation.
In MPEG operation, the one-dirnensional y-coordinate prediction filter 504 requires only two pels at a time.
Therefore, the dimension buffer 503 needs only to buffer one row of eight gels.
It is worth noting that after data has passed through the one-dimensional x-coordinate prediction filter 502 there will only ever be eight gels in a row, because the filtering operation converts nine-pel rows into eight-pel rows. "Lost" gels are replaced by gaps in the data stream.
When performing half-pel interpolation, the one-dimensional x-coordinate prediction filter 502 inserts a gap at the end of each row of eight pels; the one-dimensional y-coordinate prediction filter 504 inserts eight gaps at the end of a block.
During MPEG operation, predictions rnay be formed from either an earlier frame, a later frame, or an average of the two. Predictions formed frorn an earlier frame are termed forward predictions, and those formed from a later frame are termed backward predictions. The prediction filters adder 403 determines whether forward predictions, backward predictions, or both are being used to predict values. The prediction filters adder 403 then either passes through the forward or backward predictions or the average of the two, rounded toward pos it ive inf init y .
The state variables fwd on and bwd on determine whether forward or backward prediction values are used, respectively. At any time, both) neither, or either of these state variables may be active. At start-up or if there is a gap when no valid data is present at the inputs of the prediction filters adder 403, the prediction filters adder 403 enters a state where neither state variable is active.
The prediction filters adder 403 activates or deactivates the state variables fwd on and bwd on based on four flags, or signals. These flags or signals are fwd_ima twin, fwd_p_num, bwd_ima twin, and bwd_p_num, and are necessary because sequences of backward (and forward prediction blocks can get out of sequence at the input to the prediction filters adder 403.
The prediction mode, represented by the state variables fwd_on and bwd_on, is determined as follows:
(1) If a forward prediction block is present and fwd_ima twin is active, then the forward prediction block stalls until a backward prediction block arrives with bwd_ima twin set. The fwd_on and bwd_on state variables are then activated, and the prediction filters adder 403 averages the forward prediction block and the backward prediction block.
(2) Likewise, if a backward prediction block is present and bwd_ima twin is active, then the backward prediction block stalls until a forward prediction block arrives with fwd_ima twin set. The fwd_on and bwd_on state variables are then activated, and the prediction filters adder 403 averages the forward prediction block and the backward prediction block, (3) If a forward prediction block is present but fwd_ima-twin is inactive, then fwd_p num i~ examined, fwd_p nurn is a two-bit variable. If fwd nurn is equal to the number from the previous plus one, then the fwd_on state variable is activated and the state variable is deactivated.
The prediction filters adder 403 outputs the forward prediction block.
(4) If a backward prediction block is present but bwd_ima twin is inactive, then bwd~_num is examined. Like fwd nurn, bwd~ nurn is a two-bit variable. If bwd~ nurn is equal to the number from the previous prediction plus one, then the bwd on state variable is activated and the fwd on state variable is dear_.tivated, The prediction filters adder 403 outputs the backward prediction block.
The prediction mode can only change between blocks 700. This condition occurs at start-up and after the fwd_lst byte and/or bwd_lst byte signals are active. These signals indicate the last byte of the current prediction block. If the current block 700 uses forward prediction, then only fwd_lst byte is examined; if it uses backward prediction, then only bwd_lst byte is examined; if it uses bi-directional prediction, then both fwd_lst byte and bwd_lst byte are examined.
The irna-twin and p-nurn signals are not passed along the same lines in the forwarc_i and backward prediction filters 401, 402 as the prediction block data. The reasons for this include:
2i452i8 (1) The ima twin and p_num signals are only examined when the fwd_lst byte and/or bwd_lst byte are/is active. This saves approximately 25 three-bit communications across a line in each of the prediction filters 401, 402.
(2) The ima twin and p nurn signals remain active throughout a block and therefore are active when fwd_lst byte and/or bwd_lst byte reach the prediction filters adder 403.
(3) The ima_twin and p-num signals are examined a clock cycle before the prediction block data.
The prediction adder 13 forms the predicted frame by adding the data from the prediction filter system 400 to the error data. To compensate for the delay from the input through the address generator, DRAM interface, and prediction filter system 400) the error data passes through a 256-word first-in, first-out buffer (FIFO) before reaching the prediction adder 13.
The prediction adder 13 also includes a mechanism to detect mismatches in the data arriving from the FIFO and the prediction filter system 400. In theory, the amount of data from the prediction filter system 400 should exactly correspond to the amount of data from the FIFO which involves prediction. In the event of a serious malfunction, the prediction adder 13 will attempt to recover.
Where the end of the data from the prediction filter system 400 is detected before the end of the data from the FIFO, the remainder of the data from the FIFO continues to the output of the prediction adder 13 unchanged. On the other hand, if the data from the prediction filter system 400 is - 214~2i8 longer than the data frorn the FIFO, the input to the prediction adder 13 from the FIFO is stalled until all the extra data from the prediction filter systern 400 has been ar_repted and discarded, While the invention has been particularly shown and described with reference to a preferred embodiment and alterations thereto, it would be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.
a. Last row of pixels from previous x~lor_k or invalid data if there was no ~~revious block (or there was a long ga~~
,....
z~~~z~s between blocks).
b. F(x) indicates the function in H.261 filter equation.
In MPEG operation, the one-dirnensional y-coordinate prediction filter 504 requires only two pels at a time.
Therefore, the dimension buffer 503 needs only to buffer one row of eight gels.
It is worth noting that after data has passed through the one-dimensional x-coordinate prediction filter 502 there will only ever be eight gels in a row, because the filtering operation converts nine-pel rows into eight-pel rows. "Lost" gels are replaced by gaps in the data stream.
When performing half-pel interpolation, the one-dimensional x-coordinate prediction filter 502 inserts a gap at the end of each row of eight pels; the one-dimensional y-coordinate prediction filter 504 inserts eight gaps at the end of a block.
During MPEG operation, predictions rnay be formed from either an earlier frame, a later frame, or an average of the two. Predictions formed frorn an earlier frame are termed forward predictions, and those formed from a later frame are termed backward predictions. The prediction filters adder 403 determines whether forward predictions, backward predictions, or both are being used to predict values. The prediction filters adder 403 then either passes through the forward or backward predictions or the average of the two, rounded toward pos it ive inf init y .
The state variables fwd on and bwd on determine whether forward or backward prediction values are used, respectively. At any time, both) neither, or either of these state variables may be active. At start-up or if there is a gap when no valid data is present at the inputs of the prediction filters adder 403, the prediction filters adder 403 enters a state where neither state variable is active.
The prediction filters adder 403 activates or deactivates the state variables fwd on and bwd on based on four flags, or signals. These flags or signals are fwd_ima twin, fwd_p_num, bwd_ima twin, and bwd_p_num, and are necessary because sequences of backward (and forward prediction blocks can get out of sequence at the input to the prediction filters adder 403.
The prediction mode, represented by the state variables fwd_on and bwd_on, is determined as follows:
(1) If a forward prediction block is present and fwd_ima twin is active, then the forward prediction block stalls until a backward prediction block arrives with bwd_ima twin set. The fwd_on and bwd_on state variables are then activated, and the prediction filters adder 403 averages the forward prediction block and the backward prediction block.
(2) Likewise, if a backward prediction block is present and bwd_ima twin is active, then the backward prediction block stalls until a forward prediction block arrives with fwd_ima twin set. The fwd_on and bwd_on state variables are then activated, and the prediction filters adder 403 averages the forward prediction block and the backward prediction block, (3) If a forward prediction block is present but fwd_ima-twin is inactive, then fwd_p num i~ examined, fwd_p nurn is a two-bit variable. If fwd nurn is equal to the number from the previous plus one, then the fwd_on state variable is activated and the state variable is deactivated.
The prediction filters adder 403 outputs the forward prediction block.
(4) If a backward prediction block is present but bwd_ima twin is inactive, then bwd~_num is examined. Like fwd nurn, bwd~ nurn is a two-bit variable. If bwd~ nurn is equal to the number from the previous prediction plus one, then the bwd on state variable is activated and the fwd on state variable is dear_.tivated, The prediction filters adder 403 outputs the backward prediction block.
The prediction mode can only change between blocks 700. This condition occurs at start-up and after the fwd_lst byte and/or bwd_lst byte signals are active. These signals indicate the last byte of the current prediction block. If the current block 700 uses forward prediction, then only fwd_lst byte is examined; if it uses backward prediction, then only bwd_lst byte is examined; if it uses bi-directional prediction, then both fwd_lst byte and bwd_lst byte are examined.
The irna-twin and p-nurn signals are not passed along the same lines in the forwarc_i and backward prediction filters 401, 402 as the prediction block data. The reasons for this include:
2i452i8 (1) The ima twin and p_num signals are only examined when the fwd_lst byte and/or bwd_lst byte are/is active. This saves approximately 25 three-bit communications across a line in each of the prediction filters 401, 402.
(2) The ima twin and p nurn signals remain active throughout a block and therefore are active when fwd_lst byte and/or bwd_lst byte reach the prediction filters adder 403.
(3) The ima_twin and p-num signals are examined a clock cycle before the prediction block data.
The prediction adder 13 forms the predicted frame by adding the data from the prediction filter system 400 to the error data. To compensate for the delay from the input through the address generator, DRAM interface, and prediction filter system 400) the error data passes through a 256-word first-in, first-out buffer (FIFO) before reaching the prediction adder 13.
The prediction adder 13 also includes a mechanism to detect mismatches in the data arriving from the FIFO and the prediction filter system 400. In theory, the amount of data from the prediction filter system 400 should exactly correspond to the amount of data from the FIFO which involves prediction. In the event of a serious malfunction, the prediction adder 13 will attempt to recover.
Where the end of the data from the prediction filter system 400 is detected before the end of the data from the FIFO, the remainder of the data from the FIFO continues to the output of the prediction adder 13 unchanged. On the other hand, if the data from the prediction filter system 400 is - 214~2i8 longer than the data frorn the FIFO, the input to the prediction adder 13 from the FIFO is stalled until all the extra data from the prediction filter systern 400 has been ar_repted and discarded, While the invention has been particularly shown and described with reference to a preferred embodiment and alterations thereto, it would be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.
Claims (12)
1. A circuit for processing video information, comprising:
a first and a second prediction filter circuit for parallel processing of video information, wherein the information is encoded according to a selected one of a plurality of compression standards, and wherein said prediction filter circuits are functionally identical and internally configurable according to requirements of said selected one of said plurality of compression standards; and a control signal having a state representative of said selected one of said plurality of compression standards for configuring said first and second circuits to allow processing of video information encoded in accordance therewith.
a first and a second prediction filter circuit for parallel processing of video information, wherein the information is encoded according to a selected one of a plurality of compression standards, and wherein said prediction filter circuits are functionally identical and internally configurable according to requirements of said selected one of said plurality of compression standards; and a control signal having a state representative of said selected one of said plurality of compression standards for configuring said first and second circuits to allow processing of video information encoded in accordance therewith.
2. A circuit as defined in claim 1, wherein:
said first prediction filter circuit comprises a forward prediction filter; and said second prediction filter circuit comprises a backward prediction filter.
said first prediction filter circuit comprises a forward prediction filter; and said second prediction filter circuit comprises a backward prediction filter.
3. A filter circuit for use in video decompression, comprising:
a prediction filter formatter comprising a plurality of multiple shift registers for outputting data in a predetermined order;
a first one-dimensional prediction filter operatively connected to said prediction filter formatter by a line;
a dimension buffer operatively connected to said first one-dimensional prediction filter by a line; and a second one-dimensional prediction filter operatively connected to said dimension buffer by a line.
24a
a prediction filter formatter comprising a plurality of multiple shift registers for outputting data in a predetermined order;
a first one-dimensional prediction filter operatively connected to said prediction filter formatter by a line;
a dimension buffer operatively connected to said first one-dimensional prediction filter by a line; and a second one-dimensional prediction filter operatively connected to said dimension buffer by a line.
24a
4. A filter circuit as defined in claim 3, wherein each said operatively connecting line comprises a two-wire interface.
5. A filter circuit as defined in claim 3, wherein:
said first one-dimensional prediction filter comprises a one-dimensional x-coordinate prediction filter; and said second one-dimensional prediction filter comprises a one-dimensional y-coordinate prediction filter.
said first one-dimensional prediction filter comprises a one-dimensional x-coordinate prediction filter; and said second one-dimensional prediction filter comprises a one-dimensional y-coordinate prediction filter.
6. A filter circuit as defined in claim 4, wherein:
said first one-dimensional prediction filter comprises a one-dimensional x-coordinate prediction filter; and said second one-dimensional prediction filter comprises a one-dimensional y-coordinate prediction filter.
said first one-dimensional prediction filter comprises a one-dimensional x-coordinate prediction filter; and said second one-dimensional prediction filter comprises a one-dimensional y-coordinate prediction filter.
7. A prediction filter, comprising:
a first register;
a second register;
a first multiplexer operatively connected to said second register by a line;
a first summing circuit operatively connected to said first register by a line and operatively connected to said first multiplexer by a line;
a third register operatively connected to said first summing circuit by a line;
a fourth register; a second multiplexer operatively connected to said fourth register by a line;
a fifth register operatively connected to said second multiplexer by a line;
a second multiplexer operatively connected to said fourth register by a line;
a fifth register operatively connected to said second multiplexer by a line;
a second summing circuit operatively connected to said third register by a line and operatively connected to said fifth register by a line; and a sixth register operatively connected to said second summing circuit by a line.
a first register;
a second register;
a first multiplexer operatively connected to said second register by a line;
a first summing circuit operatively connected to said first register by a line and operatively connected to said first multiplexer by a line;
a third register operatively connected to said first summing circuit by a line;
a fourth register; a second multiplexer operatively connected to said fourth register by a line;
a fifth register operatively connected to said second multiplexer by a line;
a second multiplexer operatively connected to said fourth register by a line;
a fifth register operatively connected to said second multiplexer by a line;
a second summing circuit operatively connected to said third register by a line and operatively connected to said fifth register by a line; and a sixth register operatively connected to said second summing circuit by a line.
8. A prediction filter as defined in claim 7, wherein each said operatively connecting line comprises a two-wire interface.
9. A filter circuit as defined in claim 3, wherein each said one-dimensional prediction filter further comprises:
a first register;
a second register;
a first multiplexer operatively connected to said second register by a line;
a first summing circuit operatively connected to said first register by a line and operatively connected to said first multiplexer by a line;
a third register operatively connected to said first summing circuit by a line;
a fourth register; a second multiplexer operatively connected to said fourth register by a line;
a fifth register operatively connected to said second multiplexer by a line;
a second summing circuit operatively connected to said third register by a line and operatively connected to said fifth register by a line; and a sixth register operatively connected to said second summing circuit by a line.
a first register;
a second register;
a first multiplexer operatively connected to said second register by a line;
a first summing circuit operatively connected to said first register by a line and operatively connected to said first multiplexer by a line;
a third register operatively connected to said first summing circuit by a line;
a fourth register; a second multiplexer operatively connected to said fourth register by a line;
a fifth register operatively connected to said second multiplexer by a line;
a second summing circuit operatively connected to said third register by a line and operatively connected to said fifth register by a line; and a sixth register operatively connected to said second summing circuit by a line.
10. A filter circuit as defined in claim 9, wherein each said operatively connecting line comprises a two-wire interface.
11. A filter circuit as defined in claim 3, wherein said dimension buffer is of the type which can store not more than sixteen pel values.
12. A filter circuit as defined in claim 4, wherein said dimension buffer is of the type which can store not more than sixteen pel values.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9405914A GB9405914D0 (en) | 1994-03-24 | 1994-03-24 | Video decompression |
GB9405914.4 | 1995-02-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2145218A1 CA2145218A1 (en) | 1995-09-25 |
CA2145218C true CA2145218C (en) | 1999-10-05 |
Family
ID=10752475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002145218A Expired - Lifetime CA2145218C (en) | 1994-03-24 | 1995-03-22 | Prediction filter |
Country Status (6)
Country | Link |
---|---|
US (2) | US5625571A (en) |
EP (14) | EP0901287A3 (en) |
AT (5) | ATE201123T1 (en) |
CA (1) | CA2145218C (en) |
DE (5) | DE69520894T2 (en) |
GB (3) | GB9405914D0 (en) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5842033A (en) * | 1992-06-30 | 1998-11-24 | Discovision Associates | Padding apparatus for passing an arbitrary number of bits through a buffer in a pipeline system |
US5835792A (en) * | 1993-06-24 | 1998-11-10 | Discovision Associates | Token-based adaptive video processing arrangement |
US5899578A (en) * | 1995-12-25 | 1999-05-04 | Sony Corporation | Digital signal processor, processing method, digital signal recording/playback device and digital signal playback method |
JP3263807B2 (en) * | 1996-09-09 | 2002-03-11 | ソニー株式会社 | Image encoding apparatus and image encoding method |
US6288722B1 (en) * | 1996-10-17 | 2001-09-11 | International Business Machines Corporation | Frame buffer reconfiguration during graphics processing based upon image attributes |
JPH11252550A (en) * | 1998-03-02 | 1999-09-17 | Sony Corp | Digital signal coder, digital signal decoder, digital signal transmitter and its method |
US6366617B1 (en) * | 1998-10-09 | 2002-04-02 | Matsushita Electric Industrial Co., Ltd. | Programmable filter for removing selected user data from an MPEG-2 bit stream |
US6449619B1 (en) | 1999-06-23 | 2002-09-10 | Datamirror Corporation | Method and apparatus for pipelining the transformation of information between heterogeneous sets of data sources |
WO2001011459A1 (en) * | 1999-08-06 | 2001-02-15 | Intergraph Corporation | System and method for pre-processing a video signal |
US6636269B1 (en) * | 1999-08-18 | 2003-10-21 | Webtv Networks, Inc. | Video timing system and method |
US6908612B2 (en) | 1999-10-08 | 2005-06-21 | University Of Maryland Biotechnology Institute | Virus coat protein/receptor chimeras and methods of use |
US7311920B1 (en) | 1999-10-08 | 2007-12-25 | University Of Maryland Biotechnology Institute | Virus coat protein/receptor chimeras and methods of use |
US6459738B1 (en) | 2000-01-28 | 2002-10-01 | Njr Corporation | Method and apparatus for bitstream decoding |
JP2003521179A (en) * | 2000-01-28 | 2003-07-08 | エヌジェイアール コーポレーション | Method and apparatus for dynamic pipelining |
US6961141B2 (en) * | 2000-02-25 | 2005-11-01 | Eastman Kodak Company | Method and electronic apparatus for formatting and serving inkjet image data |
US6509978B1 (en) | 2000-02-25 | 2003-01-21 | Eastman Kodak Company | Method and apparatus for formatting bitmapped image data |
FR2812500A1 (en) * | 2000-07-31 | 2002-02-01 | Koninkl Philips Electronics Nv | PROCESSING OF A DATA SET |
AU2002239237A1 (en) | 2000-10-10 | 2002-06-03 | Broadcom Corporation | System and method for special reproduction modes of a digitally encoded video data stream |
EP1246130A1 (en) * | 2001-03-30 | 2002-10-02 | TELEFONAKTIEBOLAGET LM ERICSSON (publ) | Method and apparatus for support and/or conversion of two still image coding formats |
US20040131260A1 (en) * | 2001-03-30 | 2004-07-08 | Fisseha Mekuria | Method and apparatus for support and/or conversion of two image formats |
US8284844B2 (en) | 2002-04-01 | 2012-10-09 | Broadcom Corporation | Video decoding system supporting multiple standards |
US7511764B2 (en) * | 2002-07-24 | 2009-03-31 | Alan Neal Cooper | Digital camera synchronization |
US7312816B2 (en) | 2002-07-24 | 2007-12-25 | Freestone Systems, Inc. | Digital observation system |
US7519506B2 (en) * | 2002-11-06 | 2009-04-14 | Antonio Trias | System and method for monitoring and managing electrical power transmission and distribution networks |
JP3909704B2 (en) * | 2003-04-04 | 2007-04-25 | ソニー株式会社 | Editing system |
JP4038679B2 (en) * | 2003-05-13 | 2008-01-30 | 住友電気工業株式会社 | Fixing jig for semiconductor laser bar |
US8280230B2 (en) * | 2003-07-03 | 2012-10-02 | Panasonic Corporation | Recording medium, reproduction apparatus, recording method, integrated circuit, program and reproduction method |
US7519845B2 (en) * | 2005-01-05 | 2009-04-14 | Microsoft Corporation | Software-based audio rendering |
US20060150071A1 (en) * | 2005-01-05 | 2006-07-06 | Microsoft Corporation | Software-based video rendering |
US20070147517A1 (en) * | 2005-12-27 | 2007-06-28 | Mediatek Inc. | Video processing system capable of error resilience and video processing method for same |
TWI305479B (en) * | 2006-02-13 | 2009-01-11 | Advanced Semiconductor Eng | Method of fabricating substrate with embedded component therein |
US8824569B2 (en) * | 2011-12-07 | 2014-09-02 | International Business Machines Corporation | High bandwidth decompression of variable length encoded data streams |
US9438911B2 (en) * | 2012-08-03 | 2016-09-06 | Mediatek Inc. | Video processing system with shared/configurable in-loop filter data buffer architecture and related video processing method thereof |
US8933824B1 (en) | 2013-08-28 | 2015-01-13 | International Business Machines Corporation | Hardware decompression of deflate encoded data with multiple blocks |
US9374106B2 (en) | 2013-08-28 | 2016-06-21 | International Business Machines Corporation | Efficient context save/restore during hardware decompression of DEFLATE encoded data |
US9800640B2 (en) | 2013-10-02 | 2017-10-24 | International Business Machines Corporation | Differential encoder with look-ahead synchronization |
CN104135691B (en) * | 2014-08-14 | 2017-12-22 | 广州创维平面显示科技有限公司 | MCU reset control circuits and television set |
US11487755B2 (en) * | 2016-06-10 | 2022-11-01 | Sap Se | Parallel query execution |
WO2020243206A1 (en) | 2019-05-28 | 2020-12-03 | Dolby Laboratories Licensing Corporation | Quantization parameter signaling |
CN111081198B (en) * | 2019-11-29 | 2022-12-06 | Tcl移动通信科技(宁波)有限公司 | Data control method, data control device, storage medium and terminal equipment |
Family Cites Families (195)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0576749B1 (en) * | 1992-06-30 | 1999-06-02 | Discovision Associates | Data pipeline system |
US3893042A (en) * | 1973-12-12 | 1975-07-01 | Us Navy | Lock indicator for phase-locked loops |
US3962685A (en) * | 1974-06-03 | 1976-06-08 | General Electric Company | Data processing system having pyramidal hierarchy control flow |
GB1532275A (en) * | 1976-01-28 | 1978-11-15 | Nat Res Dev | Apparatus for controlling raster-scan displays |
US4142205A (en) * | 1976-07-21 | 1979-02-27 | Nippon Electric Co., Ltd. | Interframe CODEC for composite color TV signals comprising means for inverting the polarity of carrier chrominance signals in every other frame or line |
US4149242A (en) * | 1977-05-06 | 1979-04-10 | Bell Telephone Laboratories, Incorporated | Data interface apparatus for multiple sequential processors |
US4215369A (en) * | 1977-12-20 | 1980-07-29 | Nippon Electric Company, Ltd. | Digital transmission system for television video signals |
US4196448A (en) * | 1978-05-15 | 1980-04-01 | The United States Of America As Represented By The Secretary Of The Navy | TV bandwidth reduction system using a hybrid discrete cosine DPCM |
US4302775A (en) * | 1978-12-15 | 1981-11-24 | Compression Labs, Inc. | Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback |
JPS6046585B2 (en) | 1979-03-06 | 1985-10-16 | 株式会社リコー | Serial data transmission method |
JPS6010458B2 (en) * | 1979-08-23 | 1985-03-18 | 富士通株式会社 | Phase locked loop circuit |
GB2059724B (en) | 1979-09-28 | 1984-04-04 | Racal Datacom Ltd | Data transmission systems |
US4334246A (en) * | 1980-05-16 | 1982-06-08 | Xerox Corporation | Data decompressor circuit |
JPS6228086Y2 (en) * | 1980-12-08 | 1987-07-18 | ||
US4495629A (en) * | 1983-01-25 | 1985-01-22 | Storage Technology Partners | CMOS scannable latch |
NL8301264A (en) * | 1983-04-11 | 1984-11-01 | Philips Nv | REGULAR COMPRESSION DEVICE FOR COMPRESSING BINARY DATA OF AN IMAGE AND SCAN DEVICE FOR A DOCUMENT PROVIDED FOR COMPRESSING SUCH. |
US4799677A (en) * | 1983-09-02 | 1989-01-24 | Bally Manufacturing Corporation | Video game having video disk read only memory |
US4540903A (en) * | 1983-10-17 | 1985-09-10 | Storage Technology Partners | Scannable asynchronous/synchronous CMOS latch |
US4747070A (en) * | 1984-01-09 | 1988-05-24 | Wang Laboratories, Inc. | Reconfigurable memory system |
US4630198A (en) * | 1984-02-21 | 1986-12-16 | Yuan Houng I | Intelligent stand-alone printfile buffer with paging control |
FR2561011B1 (en) * | 1984-03-09 | 1986-09-12 | Cit Alcatel | PROCESSOR FOR CALCULATING A DISCRETE INVERSE COSINUS TRANSFORM |
US4580066A (en) * | 1984-03-22 | 1986-04-01 | Sperry Corporation | Fast scan/set testable latch using two levels of series gating with two current sources |
US4646151A (en) * | 1985-02-01 | 1987-02-24 | General Electric Company | Television frame synchronizer with independently controllable input/output rates |
JPS61194989A (en) | 1985-02-22 | 1986-08-29 | Mitsubishi Electric Corp | Still picture transmitter |
US4680581A (en) | 1985-03-28 | 1987-07-14 | Honeywell Inc. | Local area network special function frames |
US5233420A (en) * | 1985-04-10 | 1993-08-03 | The United States Of America As Represented By The Secretary Of The Navy | Solid state time base corrector (TBC) |
DE3525898A1 (en) * | 1985-07-19 | 1987-01-29 | Reinhard Lidzba | METHOD FOR COMPRESSING AND DECOMPRESSING SEVERAL STRUCTURE-RELATED DATA SEQUENCES AND DEVICES FOR IMPLEMENTING THE METHOD |
JPS62139081A (en) | 1985-12-13 | 1987-06-22 | Canon Inc | Formation of synthetic image |
US4894823A (en) * | 1986-02-28 | 1990-01-16 | American Telephone And Telegraph Company | Time stamping for packet system nodes |
US4789927A (en) * | 1986-04-07 | 1988-12-06 | Silicon Graphics, Inc. | Interleaved pipeline parallel processing architecture |
FR2599872B1 (en) * | 1986-06-06 | 1988-07-29 | Thomson Csf | DEVICES FOR CALCULATING MONO-DIMENSIONAL COSINE TRANSFORMS, AND CODING DEVICE AND IMAGE DECODING DEVICE COMPRISING SUCH COMPUTING DEVICES |
US4829465A (en) * | 1986-06-19 | 1989-05-09 | American Telephone And Telegraph Company, At&T Bell Laboratories | High speed cosine transform |
GB8618060D0 (en) | 1986-07-24 | 1986-12-17 | Gec Avionics | Data processing apparatus |
EP0255767A3 (en) | 1986-07-31 | 1990-04-04 | AT&T Corp. | Selective broadcasting arrangement for local area networks |
US4887224A (en) * | 1986-08-28 | 1989-12-12 | Canon Kabushiki Kaisha | Image data processing apparatus capable of high-speed data encoding and/or decoding |
NL8700843A (en) * | 1987-04-10 | 1988-11-01 | Philips Nv | TELEVISION TRANSFER SYSTEM WITH TRANSFORM CODING. |
US4839738A (en) * | 1987-04-22 | 1989-06-13 | Advanced Micro Devices, Inc. | Apparatus for decoding facsimile coded data to image data with coding and reference line windowing and color change detection |
US4975595A (en) * | 1987-06-12 | 1990-12-04 | National Semiconductor Corporation | Scannable register/latch circuit |
JPS6477391A (en) * | 1987-09-18 | 1989-03-23 | Victor Company Of Japan | System and device for predictive coding |
EP0309669B1 (en) * | 1987-09-30 | 1992-12-30 | Siemens Aktiengesellschaft | Method for scenery model aided image data reduction for digital television signals |
US5122873A (en) * | 1987-10-05 | 1992-06-16 | Intel Corporation | Method and apparatus for selectively encoding and decoding a digital motion video signal at multiple resolution levels |
US4785349A (en) * | 1987-10-05 | 1988-11-15 | Technology Inc. 64 | Digital video decompression system |
US4866637A (en) * | 1987-10-30 | 1989-09-12 | International Business Machines Corporation | Pipelined lighting model processing system for a graphics workstation's shading function |
US5036475A (en) * | 1987-11-02 | 1991-07-30 | Daikin Industries, Ltd. | Image memory data processing control apparatus |
US5134697A (en) * | 1987-11-16 | 1992-07-28 | Prime Computer | Remote memory-mapped display with interactivity determination |
US4823201A (en) * | 1987-11-16 | 1989-04-18 | Technology, Inc. 64 | Processor for expanding a compressed video signal |
FR2625340B1 (en) * | 1987-12-23 | 1990-05-04 | Labo Electronique Physique | GRAPHIC SYSTEM WITH GRAPHIC CONTROLLER AND DRAM CONTROLLER |
US4891784A (en) * | 1988-01-08 | 1990-01-02 | Hewlett-Packard Company | High capacity tape drive transparently writes and reads large packets of blocked data between interblock gaps |
GB8805742D0 (en) * | 1988-03-10 | 1988-04-07 | Emi Plc Thorn | Bandwidth reduction system for television signals |
US5200925A (en) * | 1988-07-29 | 1993-04-06 | Mitsubishi Denki Kabushiki Kaisha | Serial access semiconductor memory device and operating method therefor |
US4991110A (en) * | 1988-09-13 | 1991-02-05 | Silicon Graphics, Inc. | Graphics processor with staggered memory timing |
DE3832563A1 (en) * | 1988-09-24 | 1990-03-29 | Bosch Gmbh Robert | Memory arrangement for a narrow-band picture transmission device |
US4866510A (en) * | 1988-09-30 | 1989-09-12 | American Telephone And Telegraph Company | Digital video encoder |
US5148524A (en) * | 1988-11-29 | 1992-09-15 | Solbourne Computer, Inc. | Dynamic video RAM incorporating on chip vector/image mode line modification |
US5161221A (en) * | 1988-12-12 | 1992-11-03 | Eastman Kodak Company | Multi-memory bank system for receiving continuous serial data stream and monitoring same to control bank switching without interrupting continuous data flow rate |
US4910683A (en) * | 1988-12-20 | 1990-03-20 | Sun Microsystems, Inc. | Method and apparatus for fractional double buffering |
US5091721A (en) * | 1988-12-22 | 1992-02-25 | Hughes Aircraft Company | Acoustic display generator |
GB2226471A (en) | 1988-12-23 | 1990-06-27 | Philips Electronic Associated | Displaying a stored image in expanded format |
DE69033327T2 (en) * | 1989-02-10 | 2000-04-13 | Canon Kk | Device for reading or processing an image |
US5060242A (en) * | 1989-02-24 | 1991-10-22 | General Electric Company | Non-destructive lossless image coder |
JP2925157B2 (en) * | 1989-02-28 | 1999-07-28 | キヤノン株式会社 | Data storage device |
JP2765918B2 (en) * | 1989-03-06 | 1998-06-18 | 株式会社日立製作所 | Presentation device |
JPH02280462A (en) * | 1989-04-20 | 1990-11-16 | Fuji Photo Film Co Ltd | Picture data compression method |
AU612543B2 (en) * | 1989-05-11 | 1991-07-11 | Panasonic Corporation | Moving image signal encoding apparatus and decoding apparatus |
US5172011A (en) * | 1989-06-30 | 1992-12-15 | Digital Equipment Corporation | Latch circuit and method with complementary clocking and level sensitive scan capability |
US5233690A (en) * | 1989-07-28 | 1993-08-03 | Texas Instruments Incorporated | Video graphics display memory swizzle logic and expansion circuit and method |
US5257350A (en) * | 1989-08-10 | 1993-10-26 | Apple Computer, Inc. | Computer with self configuring video circuitry |
US5151997A (en) * | 1989-08-10 | 1992-09-29 | Apple Computer, Inc. | Computer with adaptable video circuitry |
US5299025A (en) | 1989-10-18 | 1994-03-29 | Ricoh Company, Ltd. | Method of coding two-dimensional data by fast cosine transform and method of decoding compressed data by inverse fast cosine transform |
US5053985A (en) * | 1989-10-19 | 1991-10-01 | Zoran Corporation | Recycling dct/idct integrated circuit apparatus using a single multiplier/accumulator and a single random access memory |
US5142380A (en) * | 1989-10-23 | 1992-08-25 | Ricoh Company, Ltd. | Image data processing apparatus |
EP0428310A3 (en) * | 1989-11-06 | 1992-08-05 | Canon Kabushiki Kaisha | Image processing apparatus and image transmitting apparatus |
US5057793A (en) * | 1989-11-13 | 1991-10-15 | Cowley Nicholas P | Frequency synthesizer PLL having digital and analog phase detectors |
US5227863A (en) * | 1989-11-14 | 1993-07-13 | Intelligent Resources Integrated Systems, Inc. | Programmable digital video processing system |
US5146326A (en) * | 1989-11-14 | 1992-09-08 | Fujitsu Limited | Coded picture information decoding apparatus having means for improving picture distortion |
US5027212A (en) * | 1989-12-06 | 1991-06-25 | Videologic Limited | Computer based video/graphics display system |
US5003204A (en) * | 1989-12-19 | 1991-03-26 | Bull Hn Information Systems Inc. | Edge triggered D-type flip-flop scan latch cell with recirculation capability |
JP2881886B2 (en) * | 1989-12-30 | 1999-04-12 | ソニー株式会社 | Video signal encoding method and apparatus therefor |
US5107345A (en) * | 1990-02-27 | 1992-04-21 | Qualcomm Incorporated | Adaptive block size image compression method and system |
US5081450A (en) * | 1990-03-09 | 1992-01-14 | International Business Machines Corporation | Apparatus and method for compressing and expanding multibit digital pixel data |
US5191548A (en) * | 1990-03-14 | 1993-03-02 | C-Cube Microsystems | System for compression and decompression of video data using discrete cosine transform and coding techniques |
US5253078A (en) * | 1990-03-14 | 1993-10-12 | C-Cube Microsystems, Inc. | System for compression and decompression of video data using discrete cosine transform and coding techniques |
US5136371A (en) * | 1990-03-15 | 1992-08-04 | Thomson Consumer Electronics, Inc. | Digital image coding using random scanning |
US5151875A (en) * | 1990-03-16 | 1992-09-29 | C-Cube Microsystems, Inc. | MOS array multiplier cell |
FR2660138B1 (en) * | 1990-03-26 | 1992-06-12 | France Telecom Cnet | DEVICE FOR CODING / DECODING IMAGE SIGNALS. |
EP0453229B1 (en) * | 1990-04-17 | 1997-06-18 | Matsushita Electric Industrial Co., Ltd. | Method for transmission of variable length code |
US5201056A (en) * | 1990-05-02 | 1993-04-06 | Motorola, Inc. | RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either instruction or input data to arithmetic operation output |
US5311309A (en) | 1990-06-01 | 1994-05-10 | Thomson Consumer Electronics, Inc. | Luminance processing system for compressing and expanding video data |
GB9012538D0 (en) * | 1990-06-05 | 1990-07-25 | Philips Nv | Coding of video signals |
US5179372A (en) * | 1990-06-19 | 1993-01-12 | International Business Machines Corporation | Video Random Access Memory serial port access |
US5173695A (en) * | 1990-06-29 | 1992-12-22 | Bell Communications Research, Inc. | High-speed flexible variable-length-code decoder |
US5247612A (en) * | 1990-06-29 | 1993-09-21 | Radius Inc. | Pixel display apparatus and method using a first-in, first-out buffer |
IL98700A (en) | 1990-07-13 | 1994-04-12 | Minnesota Mining & Mfg | Apparatus and method for assembling a composite image from a plurality of data types |
US5174641A (en) * | 1990-07-25 | 1992-12-29 | Massachusetts Institute Of Technology | Video encoding method for television applications |
KR100214435B1 (en) | 1990-07-25 | 1999-08-02 | 사와무라 시코 | Synchronous burst-access memory |
US5202847A (en) * | 1990-07-31 | 1993-04-13 | Inmos Limited | Digital signal processing |
US5241658A (en) * | 1990-08-21 | 1993-08-31 | Apple Computer, Inc. | Apparatus for storing information in and deriving information from a frame buffer |
US5189526A (en) * | 1990-09-21 | 1993-02-23 | Eastman Kodak Company | Method and apparatus for performing image compression using discrete cosine transform |
US5038209A (en) * | 1990-09-27 | 1991-08-06 | At&T Bell Laboratories | Adaptive buffer/quantizer control for transform video coders |
JPH04142812A (en) | 1990-10-04 | 1992-05-15 | Toshiba Corp | Phase locked loop circuit |
US5130568A (en) * | 1990-11-05 | 1992-07-14 | Vertex Semiconductor Corporation | Scannable latch system and method |
US5229863A (en) * | 1990-12-24 | 1993-07-20 | Xerox Corporation | High speed CCITT decompressor |
JPH04242860A (en) | 1990-12-28 | 1992-08-31 | Sony Corp | Arithmetic device |
US5253053A (en) * | 1990-12-31 | 1993-10-12 | Apple Computer, Inc. | Variable length decoding using lookup tables |
US5184124A (en) * | 1991-01-02 | 1993-02-02 | Next Computer, Inc. | Method and apparatus for compressing and storing pixels |
GB2252002B (en) * | 1991-01-11 | 1995-01-04 | Sony Broadcast & Communication | Compression of video signals |
JPH04236664A (en) | 1991-01-18 | 1992-08-25 | Sony Corp | Arithmetic circuit |
US5257213A (en) * | 1991-02-20 | 1993-10-26 | Samsung Electronics Co., Ltd. | Method and circuit for two-dimensional discrete cosine transform |
US5168356A (en) * | 1991-02-27 | 1992-12-01 | General Electric Company | Apparatus for segmenting encoded video signal for transmission |
US5122875A (en) * | 1991-02-27 | 1992-06-16 | General Electric Company | An HDTV compression system |
US5111292A (en) * | 1991-02-27 | 1992-05-05 | General Electric Company | Priority selection apparatus as for a video signal processor |
US5870497A (en) | 1991-03-15 | 1999-02-09 | C-Cube Microsystems | Decoder for compressed video signals |
CA2062200A1 (en) | 1991-03-15 | 1992-09-16 | Stephen C. Purcell | Decompression processor for video applications |
US5457482A (en) | 1991-03-15 | 1995-10-10 | Hewlett Packard Company | Method and apparatus for utilizing off-screen memory as a simultaneously displayable channel |
JP2866754B2 (en) * | 1991-03-27 | 1999-03-08 | 三菱電機株式会社 | Arithmetic processing unit |
US5220325A (en) * | 1991-03-28 | 1993-06-15 | At&T Bell Laboratories | Hierarchical variable length decoder for digital video data |
US5386537A (en) | 1991-03-28 | 1995-01-31 | Minolta Camera Kabushiki Kaisha | System with reduced instruction set processor accessing plural memories at different speeds using bank interleaving |
US5164819A (en) * | 1991-04-03 | 1992-11-17 | Music John D | Method and system for coding and compressing color video signals |
US5287193A (en) | 1991-04-10 | 1994-02-15 | Industrial Technology Research Institute | Parallel processing architecture of run-length codes |
US5182642A (en) * | 1991-04-19 | 1993-01-26 | General Dynamics Lands Systems Inc. | Apparatus and method for the compression and transmission of multiformat data |
JP3109854B2 (en) | 1991-04-23 | 2000-11-20 | キヤノン株式会社 | Image coding method and apparatus |
US5212549A (en) * | 1991-04-29 | 1993-05-18 | Rca Thomson Licensing Corporation | Error concealment apparatus for a compressed video signal processing system |
US5146325A (en) * | 1991-04-29 | 1992-09-08 | Rca Thomson Licensing Corporation | Video signal decompression apparatus for independently compressed even and odd field data |
US5185819A (en) * | 1991-04-29 | 1993-02-09 | General Electric Company | Video signal compression apparatus for independently compressing odd and even fields |
US5263136A (en) | 1991-04-30 | 1993-11-16 | Optigraphics Corporation | System for managing tiled images using multiple resolutions |
AU657510B2 (en) | 1991-05-24 | 1995-03-16 | Apple Inc. | Improved image encoding/decoding method and apparatus |
EP0514663A3 (en) | 1991-05-24 | 1993-07-14 | International Business Machines Corporation | An apparatus and method for motion video encoding employing an adaptive quantizer |
US5212742A (en) * | 1991-05-24 | 1993-05-18 | Apple Computer, Inc. | Method and apparatus for encoding/decoding image data |
JPH04354287A (en) | 1991-05-30 | 1992-12-08 | Sony Corp | Image interpolation circuit |
US5228098A (en) * | 1991-06-14 | 1993-07-13 | Tektronix, Inc. | Adaptive spatio-temporal compression/decompression of video image signals |
GB2258781B (en) | 1991-08-13 | 1995-05-03 | Sony Broadcast & Communication | Data compression |
JP2507204B2 (en) | 1991-08-30 | 1996-06-12 | 松下電器産業株式会社 | Video signal encoder |
US5168375A (en) * | 1991-09-18 | 1992-12-01 | Polaroid Corporation | Image reconstruction by use of discrete cosine and related transforms |
GB2260053B (en) | 1991-09-27 | 1995-03-08 | Sony Broadcast & Communication | Image signal processing |
US5261047A (en) | 1991-10-29 | 1993-11-09 | Xerox Corporation | Bus arbitration scheme for facilitating operation of a printing apparatus |
US5214507A (en) * | 1991-11-08 | 1993-05-25 | At&T Bell Laboratories | Video signal quantization for an mpeg like coding environment |
US5231484A (en) * | 1991-11-08 | 1993-07-27 | International Business Machines Corporation | Motion video compression system with adaptive bit allocation and quantization |
US5257223A (en) * | 1991-11-13 | 1993-10-26 | Hewlett-Packard Company | Flip-flop circuit with controllable copying between slave and scan latches |
US5227878A (en) * | 1991-11-15 | 1993-07-13 | At&T Bell Laboratories | Adaptive coding and decoding of frames and fields of video |
US5237413A (en) * | 1991-11-19 | 1993-08-17 | Scientific-Atlanta, Inc. | Motion filter for digital television system |
US5175617A (en) * | 1991-12-04 | 1992-12-29 | Vision Applications, Inc. | Telephone line picture transmission |
US5241222A (en) * | 1991-12-20 | 1993-08-31 | Eastman Kodak Company | Dram interface adapter circuit |
US5159449A (en) * | 1991-12-26 | 1992-10-27 | Workstation Technologies, Inc. | Method and apparatus for data reduction in a video image data reduction system |
DE69229945T2 (en) * | 1992-01-13 | 2000-05-18 | Koninkl Philips Electronics Nv | Method and system for sending and receiving digitally encoded video images |
US5262854A (en) * | 1992-02-21 | 1993-11-16 | Rca Thomson Licensing Corporation | Lower resolution HDTV receivers |
US5357606A (en) | 1992-02-25 | 1994-10-18 | Apple Computer, Inc. | Row interleaved frame buffer |
US5436665A (en) | 1992-03-03 | 1995-07-25 | Kabushiki Kaisha Toshiba | Motion picture coding apparatus |
JP3323950B2 (en) | 1992-03-17 | 2002-09-09 | サン・マイクロシステムズ・インコーポレーテッド | Method of performing IDCT in a digital image processing system and IDCT processor therefor |
US5293229A (en) | 1992-03-27 | 1994-03-08 | Matsushita Electric Corporation Of America | Apparatus and method for processing groups of fields in a video data compression system |
AU3927693A (en) | 1992-04-01 | 1993-11-08 | Intel Corporation | Method and apparatus for compressing and decompressing a sequence of digital video images using sync frames |
US5253058A (en) * | 1992-04-01 | 1993-10-12 | Bell Communications Research, Inc. | Efficient coding scheme for multilevel video transmission |
KR0160610B1 (en) | 1992-04-07 | 1999-01-15 | 강진구 | Method and device for variable length image compression and decompression |
US5287420A (en) | 1992-04-08 | 1994-02-15 | Supermac Technology | Method for image compression on a personal computer |
US5283646A (en) | 1992-04-09 | 1994-02-01 | Picturetel Corporation | Quantizer control method and apparatus |
US5384745A (en) | 1992-04-27 | 1995-01-24 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device |
US5241383A (en) * | 1992-05-13 | 1993-08-31 | Bell Communications Research, Inc. | Pseudo-constant bit rate video coding with quantization parameter adjustment |
US5305438A (en) | 1992-05-19 | 1994-04-19 | Sony Electronics Inc. | Video storage, processing, and distribution system using recording format independent hierarchical storages and processors |
CA2096584A1 (en) * | 1992-05-28 | 1993-11-29 | Frank H. Liao | Variable length code decoder for video decompression operations |
US5289577A (en) | 1992-06-04 | 1994-02-22 | International Business Machines Incorporated | Process-pipeline architecture for image/video processing |
US5276513A (en) | 1992-06-10 | 1994-01-04 | Rca Thomson Licensing Corporation | Implementation architecture for performing hierarchical motion analysis of video images in real time |
US5289276A (en) | 1992-06-19 | 1994-02-22 | General Electric Company | Method and apparatus for conveying compressed video data over a noisy communication channel |
JPH0695986A (en) | 1992-06-19 | 1994-04-08 | Westinghouse Electric Corp <We> | Real-time data imaging network system and operating method thereof |
US5276681A (en) | 1992-06-25 | 1994-01-04 | Starlight Networks | Process for fair and prioritized access to limited output buffers in a multi-port switch |
US5253055A (en) | 1992-07-02 | 1993-10-12 | At&T Bell Laboratories | Efficient frequency scalable video encoding with coefficient selection |
US5287182A (en) * | 1992-07-02 | 1994-02-15 | At&T Bell Laboratories | Timing recovery for variable bit-rate video on asynchronous transfer mode (ATM) networks |
US5287178A (en) | 1992-07-06 | 1994-02-15 | General Electric Company | Reset control network for a video signal encoder |
US5325092A (en) * | 1992-07-07 | 1994-06-28 | Ricoh Company, Ltd. | Huffman decoder architecture for high speed operation and reduced memory |
US5231486A (en) * | 1992-07-27 | 1993-07-27 | General Electric Company | Data separation processing in a dual channel digital high definition television system |
US5278647A (en) | 1992-08-05 | 1994-01-11 | At&T Bell Laboratories | Video decoder using adaptive macroblock leak signals |
FR2695278B1 (en) | 1992-08-26 | 1994-10-14 | Euro Cp Sarl | Method for exchanging information, in particular between equipment in a room, and functional unit and installation relating thereto. |
JP3278756B2 (en) * | 1992-09-10 | 2002-04-30 | 日本テキサス・インスツルメンツ株式会社 | Image processing method and apparatus |
US5301019A (en) | 1992-09-17 | 1994-04-05 | Zenith Electronics Corp. | Data compression system having perceptually weighted motion vectors |
US5351047A (en) | 1992-09-21 | 1994-09-27 | Laboratory Automation, Inc. | Data decoding method and apparatus |
US5294894A (en) | 1992-10-02 | 1994-03-15 | Compaq Computer Corporation | Method of and apparatus for startup of a digital computer system clock |
US5298992A (en) | 1992-10-08 | 1994-03-29 | International Business Machines Corporation | System and method for frame-differencing based video compression/decompression with forward and reverse playback capability |
US5384598A (en) | 1992-10-20 | 1995-01-24 | International Business Machines Corporation | System and method for frame differencing video compression and decompression with frame rate scalability |
US5300949A (en) | 1992-10-22 | 1994-04-05 | International Business Machines Corporation | Scalable digital video decompressor |
US5278520A (en) | 1992-10-26 | 1994-01-11 | Codex, Corp. | Phase lock detection in a phase lock loop |
US5301272A (en) | 1992-11-25 | 1994-04-05 | Intel Corporation | Method and apparatus for address space aliasing to identify pixel types |
JP3341781B2 (en) * | 1992-12-15 | 2002-11-05 | ソニー株式会社 | Image decoding device and image encoding device |
JP3255308B2 (en) | 1992-12-18 | 2002-02-12 | ソニー株式会社 | Data playback device |
US5396497A (en) | 1993-02-26 | 1995-03-07 | Sony Corporation | Synchronization of audio/video information |
US5298896A (en) | 1993-03-15 | 1994-03-29 | Bell Communications Research, Inc. | Method and system for high order conditional entropy coding |
JPH06290582A (en) | 1993-04-02 | 1994-10-18 | Nec Corp | Semiconductor memory |
US5699460A (en) * | 1993-04-27 | 1997-12-16 | Array Microsystems | Image compression coprocessor with data flow control and multiple processing units |
US5486864A (en) | 1993-05-13 | 1996-01-23 | Rca Thomson Licensing Corporation | Differential time code method and apparatus as for a compressed video signal |
US5304953A (en) | 1993-06-01 | 1994-04-19 | Motorola, Inc. | Lock recovery circuit for a phase locked loop |
US5425061A (en) | 1993-06-07 | 1995-06-13 | Texas Instruments Incorporated | Method and apparatus for bit stream synchronization |
US5598514A (en) | 1993-08-09 | 1997-01-28 | C-Cube Microsystems | Structure and method for a multistandard video encoder/decoder |
US5398072A (en) | 1993-10-25 | 1995-03-14 | Lsi Logic Corporation | Management of channel buffer in video decoders |
US5448568A (en) | 1994-04-28 | 1995-09-05 | Thomson Consumer Electronics, Inc. | System of transmitting an interactive TV signal |
US5495291A (en) | 1994-07-22 | 1996-02-27 | Hewlett-Packard Company | Decompression system for compressed video data for providing uninterrupted decompressed video data output |
US5559999A (en) | 1994-09-09 | 1996-09-24 | Lsi Logic Corporation | MPEG decoding system including tag list for associating presentation time stamps with encoded data units |
US5543853A (en) | 1995-01-19 | 1996-08-06 | At&T Corp. | Encoder/decoder buffer control for variable bit-rate channel |
US5517250A (en) | 1995-02-28 | 1996-05-14 | General Instrument Corporation Of Delaware | Acquisition of desired data from a packetized data stream and synchronization thereto |
-
1994
- 1994-03-24 GB GB9405914A patent/GB9405914D0/en active Pending
- 1994-08-10 GB GB9416153A patent/GB9416153D0/en active Pending
-
1995
- 1995-02-28 EP EP98202166A patent/EP0901287A3/en not_active Withdrawn
- 1995-02-28 EP EP98202132A patent/EP0884910B1/en not_active Expired - Lifetime
- 1995-02-28 EP EP98202172A patent/EP0896475A3/en not_active Withdrawn
- 1995-02-28 EP EP98202170A patent/EP0896473A3/en not_active Withdrawn
- 1995-02-28 EP EP98202135A patent/EP0901286A1/en not_active Withdrawn
- 1995-02-28 EP EP98202171A patent/EP0896474A3/en not_active Withdrawn
- 1995-02-28 EP EP98202174A patent/EP0896476A3/en not_active Withdrawn
- 1995-02-28 AT AT95301301T patent/ATE201123T1/en not_active IP Right Cessation
- 1995-02-28 AT AT98202132T patent/ATE201124T1/en not_active IP Right Cessation
- 1995-02-28 AT AT95301300T patent/ATE203868T1/en not_active IP Right Cessation
- 1995-02-28 DE DE69520894T patent/DE69520894T2/en not_active Expired - Fee Related
- 1995-02-28 EP EP98202134A patent/EP0897244A1/en not_active Withdrawn
- 1995-02-28 EP EP95301300A patent/EP0674446B1/en not_active Expired - Lifetime
- 1995-02-28 DE DE69520852T patent/DE69520852T2/en not_active Expired - Fee Related
- 1995-02-28 EP EP95301301A patent/EP0674443B1/en not_active Expired - Lifetime
- 1995-02-28 EP EP98202149A patent/EP0891089A1/en not_active Withdrawn
- 1995-02-28 EP EP98202133A patent/EP0891088B1/en not_active Expired - Lifetime
- 1995-02-28 DE DE69520893T patent/DE69520893T2/en not_active Expired - Lifetime
- 1995-02-28 EP EP98202175A patent/EP0896477A3/en not_active Withdrawn
- 1995-02-28 AT AT98202133T patent/ATE201125T1/en not_active IP Right Cessation
- 1995-02-28 DE DE69521927T patent/DE69521927T2/en not_active Expired - Fee Related
- 1995-03-07 US US08/399,810 patent/US5625571A/en not_active Expired - Lifetime
- 1995-03-10 AT AT95301299T patent/ATE199200T1/en not_active IP Right Cessation
- 1995-03-10 DE DE69520076T patent/DE69520076T2/en not_active Expired - Lifetime
- 1995-03-10 EP EP95301299A patent/EP0674442B1/en not_active Expired - Lifetime
- 1995-03-22 CA CA002145218A patent/CA2145218C/en not_active Expired - Lifetime
- 1995-03-23 GB GB9505942A patent/GB2287850B/en not_active Expired - Lifetime
- 1995-06-07 US US08/485,242 patent/US5689313A/en not_active Expired - Lifetime
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2145218C (en) | Prediction filter | |
KR100542624B1 (en) | Selective compression network in an mpeg compatible decoder | |
US5504823A (en) | Image data partitioning circuit for parallel image decoding system | |
US5675424A (en) | Image decoder for image compression/expansion system | |
EP0592351B1 (en) | Image decoder | |
JPH08130745A (en) | Decoding system, decoder and decoding circuit | |
JPH06326996A (en) | Method and equipment for decoding compressed video data | |
JPH11266460A (en) | Video information processing circuit | |
US5757670A (en) | Frame reconstruction for video data compression | |
JPH11313332A (en) | Video signal compression/release device for even number and odd number field data compressed independently | |
KR960010487B1 (en) | Progressive video format converter using motion vector | |
US6259479B1 (en) | Letterbox filter apparatus and method | |
JP2002521976A5 (en) | ||
KR100251549B1 (en) | Digital image decoder | |
US6507673B1 (en) | Method and apparatus for video encoding decision | |
US9326004B2 (en) | Reduced memory mode video decode | |
JPH06113265A (en) | Motion compensation predicting unit | |
JP2863096B2 (en) | Image decoding device by parallel processing | |
KR100287866B1 (en) | Vertical image format conversion device and digital receiving system using same | |
US6023718A (en) | High speed interpolation filter and a method thereof | |
JPH0730903A (en) | Integrated memory circuit for picture processing | |
GB2321566A (en) | Prediction filter for use in decompressing MPEG coded video | |
KR20000011665A (en) | System for deriving a decoded reduced-resolution video signal from a coded high-definition video signal | |
KR960002047B1 (en) | Image signal format converting method for h.d.t.v. | |
KR0180167B1 (en) | Appratus for reordering frames in a video coder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKEX | Expiry |
Effective date: 20150323 |