CA2147636A1 - Three-dimensional median and recursive filtering apparatus and method for video image enhancement - Google Patents
Three-dimensional median and recursive filtering apparatus and method for video image enhancementInfo
- Publication number
- CA2147636A1 CA2147636A1 CA002147636A CA2147636A CA2147636A1 CA 2147636 A1 CA2147636 A1 CA 2147636A1 CA 002147636 A CA002147636 A CA 002147636A CA 2147636 A CA2147636 A CA 2147636A CA 2147636 A1 CA2147636 A1 CA 2147636A1
- Authority
- CA
- Canada
- Prior art keywords
- pixel
- video frame
- motion
- median
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/117—Filters, e.g. for pre-processing or post-processing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/134—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or criterion affecting or controlling the adaptive coding
- H04N19/136—Incoming video signal characteristics or properties
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
- H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
- H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
- H04N19/172—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object the region being a picture, frame or field
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/80—Details of filtering operations specially adapted for video compression, e.g. for pixel interpolation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
- H04N19/86—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving reduction of coding artifacts, e.g. of blockiness
Abstract
According to a presently preferred embodiment of the invention, image enhancement apparatus for digital video images comprises a two-stage filter (12) comprising a median filter (12) and recursive filter (14). The median filter operates in one, two, and three dimensions wherein the cluster of pixels framing the center pixel are ranked, and the median value of the pixel cluster is chosen as the correct pixel value. The pixel cluster configuration is selectable, as are the planes where the pixels are located.
Multiple weights may be given to the appropriate median filter inputs. A motion detector (78) is used to prevent replacement of each pixel by its pixel cluster median value when there is excessive motion. Finally an adjustable pixel-replacement threshold is defined. Each pixel must deviate from its median value before it is replaced by that value. In the presence of rapid motion in the picture, the operation of the medial filter is reduced or halted by a properly derived motion signal according to the present inven-tion, thus preventing motion artifacts from occurring.
Multiple weights may be given to the appropriate median filter inputs. A motion detector (78) is used to prevent replacement of each pixel by its pixel cluster median value when there is excessive motion. Finally an adjustable pixel-replacement threshold is defined. Each pixel must deviate from its median value before it is replaced by that value. In the presence of rapid motion in the picture, the operation of the medial filter is reduced or halted by a properly derived motion signal according to the present inven-tion, thus preventing motion artifacts from occurring.
Description
21~7~g 2 PCr/US93/10298 SP_C!E!c__!ON
FOR VIDEO IMAGE ENHANCEMENT
9 1. Field Of The Invention The present invention relates to video image enhancement. More particularly, the 1 1 present invention relates to digital electronic noise-reduction techniques for high-quality 12 video image improvement.
13 2. The Prior Art 14 It is known in the prior art to use median filters and temporal-recursive filters as 15 effective methods for video image noise reduction. These two filtering methods may be used 16 individually, or in combination, for better overall performance.
17 Median filtering is also known as rank-value filtering or rank-order filtering. By 18 any name it is a well-known image-processing technique that combines pixels in a non-19 linear manner, and is particularly effective against impulsive noise and film grain and dirt 2 0 when a three-dimensional pixel cluster is employed. Because median filters operate on 21 discrete pixel values, the video must be in digitized form by nature.
2 2 Recursive filtering combines pixels spaced by exactly one video frame in an 2 3 algebraic manner through controlled feedback, and is effective at reducing random noise by 2 4 decreasing the temporal resolution in the noisy areas of the image while always preserving 25 the horizontal and vertical resolution. Recursive filtering is not restricted to digital video 2 6 images by nature, although providing an exact one-frame recursion delay is difficult by any 27 other means. Median filtering coupled with recursive filtering gives better overall noise-2 8 reduction performance than either method when used independently.
2 9 The use of median and recursive filters for image processing has been reported in the literature. United States Patent No. 4,058,836 to Drewery et al, teaches noise reduction by 2~
WO 94/09592 PCr/US93/10298 means of a recursive filter controlled by a motion detector. G. Wischermann, "Med~n 2 Filtering of Video Signals - A Powerful Alternative", SMPTE Journal July 1991, discloses 3 the benefit of the use of median filters in video images. A. Christopher et al., UA VLSI
FOR VIDEO IMAGE ENHANCEMENT
9 1. Field Of The Invention The present invention relates to video image enhancement. More particularly, the 1 1 present invention relates to digital electronic noise-reduction techniques for high-quality 12 video image improvement.
13 2. The Prior Art 14 It is known in the prior art to use median filters and temporal-recursive filters as 15 effective methods for video image noise reduction. These two filtering methods may be used 16 individually, or in combination, for better overall performance.
17 Median filtering is also known as rank-value filtering or rank-order filtering. By 18 any name it is a well-known image-processing technique that combines pixels in a non-19 linear manner, and is particularly effective against impulsive noise and film grain and dirt 2 0 when a three-dimensional pixel cluster is employed. Because median filters operate on 21 discrete pixel values, the video must be in digitized form by nature.
2 2 Recursive filtering combines pixels spaced by exactly one video frame in an 2 3 algebraic manner through controlled feedback, and is effective at reducing random noise by 2 4 decreasing the temporal resolution in the noisy areas of the image while always preserving 25 the horizontal and vertical resolution. Recursive filtering is not restricted to digital video 2 6 images by nature, although providing an exact one-frame recursion delay is difficult by any 27 other means. Median filtering coupled with recursive filtering gives better overall noise-2 8 reduction performance than either method when used independently.
2 9 The use of median and recursive filters for image processing has been reported in the literature. United States Patent No. 4,058,836 to Drewery et al, teaches noise reduction by 2~
WO 94/09592 PCr/US93/10298 means of a recursive filter controlled by a motion detector. G. Wischermann, "Med~n 2 Filtering of Video Signals - A Powerful Alternative", SMPTE Journal July 1991, discloses 3 the benefit of the use of median filters in video images. A. Christopher et al., UA VLSI
4 Median Filter for Impulse Noise Elimination in Composite or Component TV SignalsU, IEEE
Transactions on Consumer Electronics, Vol. 34, No. 1, Feb. 1988, discloses the use of a 6 pixel-replacement threshold to reduce median filter artifacts. United States Patent No.
7 4,928,258 to May, teaches the use of a median filter in two and three dimensions with 8 multiple weighted inputs, also known as multiple-input counting. British Patent 9 Application No. GB 2 139 039 A to Storey, teaches electrical means for detecting the 10 presence of film dirt in video signals.
1 1 In addition, at least one commercially available noise reduction system employs both 12 median and recursive filtering. Broadcast Television Systems, Inc. of Salt Lake City Utah 13 offers a model MNR9 Median noise reducer which employs selectable pixel clustering. The 14 BTS product is prone to strong motion artifacts.
The state of the art in video image improvement using either median filtering or 16 recursive filtering falls short of providing sufficient performance, closely related to noise 17 reduction effectiveness, with acceptable motion artifacts and resolution loss in pictures 18 with high motion content. In order of discovery, the Drewery teaching of recursive-only 19 noise reduction is very fundamental, but the system performance reaches its limit for 20 images with average signal-to-noise ratio (SNR) before producing noticeable motion 21 artifacts. The concept of video random and impulsive noise reduction by means of a median 22 filter is shown by Wischermann. While in this application the performance is quite good 23 with still pictures, small motion in the picture produces motion artifacts and loss of video 24 resolution. Christopher et al. implemented a manual pixel-replacement threshold logic at 25 the output of a two-dimensional median filter in an attempt to minimize the blurring 2 6 artifacts, but use of this threshold alone compromises the median filter effectiveness. May's 2 7 invention is not geared toward high-quality video images, hence motion artifacts and 21476~
W O 94/09592 PC~r/US93/10298- picture resolution loss are more acceptable in his application. The Storey disclosure 2 represents the state of the art in motion detection, although there is no suggestion to employ 3 it in combination with a median filter.
4 It is an object of the invention to provide an apparatus and method for improving - 5 digital video images by removing noise and film grain and dirt through the use of digital 6 electronic filtering, while creating a minimum of filtering artifacts.
9 According to a presently preferred embodiment of the invention, image enhancement 10 apparatus for digital video images comprises a two-stage filter. The first stage of image 11 improvement consists of a median filter selectively operable in one, two, and three 12 dimensions (horizontal, vertical, and temporal, respectively) wherein the cluster of pixels 13 framing the center pixel are ranked, and the median value of the pixel cluster is chosen as 14 the correct pixel value. In absence of video image motion, this process is very effective in 15 locating the most likely pixel value that belongs in the center of the cluster even in presence 16 of noise.
17 According to the present invention, the pixel cluster configuration of the median 18 filter is selectable, as are the planes where the pixels are located. Multiple weights may be 19 given to the appropriate median filter inputs. A motion detector is used to prevent 2 0 replacement of each pixel by its pixel cluster median value when there is excessive motion.
21 In addition, an adjustable pixel-replacement threshold is defined, and each pixel must 2 2 deviate from its median value by a threshold amount before it is replaced by that value. In 23 the presence of rapid motion in the picture, motion artifacts are readily generated in prior-2 4 art median filter based systems because the median filter is unable to locate the correct 2 5 pixel value. The picture is thereby rendered unnatural. According to the present invention, 2 6 the operation of the median filter is reduced or halted by a properly derived motion signal 27 according to the present invention, thus preventing motion artifacts from occurring.
WO 94/09592 ~ l 4~ 6~ S PCI/US93/10298 The second stage of image improvement makes use of the conventional recur8l~ie 2 filter as taught by Drewery, operating in the time domain. This process is particularly 3 effective in averaging co-sited pixels temporally spaced and its effectiveness is enhanced 4 when preceded by a stage containing the median filter.
In the case of video signals obtained from film by a telecine, the invention is 6 particularly useful in removing film grain scratches and dirt as well as noise in the video.
Transactions on Consumer Electronics, Vol. 34, No. 1, Feb. 1988, discloses the use of a 6 pixel-replacement threshold to reduce median filter artifacts. United States Patent No.
7 4,928,258 to May, teaches the use of a median filter in two and three dimensions with 8 multiple weighted inputs, also known as multiple-input counting. British Patent 9 Application No. GB 2 139 039 A to Storey, teaches electrical means for detecting the 10 presence of film dirt in video signals.
1 1 In addition, at least one commercially available noise reduction system employs both 12 median and recursive filtering. Broadcast Television Systems, Inc. of Salt Lake City Utah 13 offers a model MNR9 Median noise reducer which employs selectable pixel clustering. The 14 BTS product is prone to strong motion artifacts.
The state of the art in video image improvement using either median filtering or 16 recursive filtering falls short of providing sufficient performance, closely related to noise 17 reduction effectiveness, with acceptable motion artifacts and resolution loss in pictures 18 with high motion content. In order of discovery, the Drewery teaching of recursive-only 19 noise reduction is very fundamental, but the system performance reaches its limit for 20 images with average signal-to-noise ratio (SNR) before producing noticeable motion 21 artifacts. The concept of video random and impulsive noise reduction by means of a median 22 filter is shown by Wischermann. While in this application the performance is quite good 23 with still pictures, small motion in the picture produces motion artifacts and loss of video 24 resolution. Christopher et al. implemented a manual pixel-replacement threshold logic at 25 the output of a two-dimensional median filter in an attempt to minimize the blurring 2 6 artifacts, but use of this threshold alone compromises the median filter effectiveness. May's 2 7 invention is not geared toward high-quality video images, hence motion artifacts and 21476~
W O 94/09592 PC~r/US93/10298- picture resolution loss are more acceptable in his application. The Storey disclosure 2 represents the state of the art in motion detection, although there is no suggestion to employ 3 it in combination with a median filter.
4 It is an object of the invention to provide an apparatus and method for improving - 5 digital video images by removing noise and film grain and dirt through the use of digital 6 electronic filtering, while creating a minimum of filtering artifacts.
9 According to a presently preferred embodiment of the invention, image enhancement 10 apparatus for digital video images comprises a two-stage filter. The first stage of image 11 improvement consists of a median filter selectively operable in one, two, and three 12 dimensions (horizontal, vertical, and temporal, respectively) wherein the cluster of pixels 13 framing the center pixel are ranked, and the median value of the pixel cluster is chosen as 14 the correct pixel value. In absence of video image motion, this process is very effective in 15 locating the most likely pixel value that belongs in the center of the cluster even in presence 16 of noise.
17 According to the present invention, the pixel cluster configuration of the median 18 filter is selectable, as are the planes where the pixels are located. Multiple weights may be 19 given to the appropriate median filter inputs. A motion detector is used to prevent 2 0 replacement of each pixel by its pixel cluster median value when there is excessive motion.
21 In addition, an adjustable pixel-replacement threshold is defined, and each pixel must 2 2 deviate from its median value by a threshold amount before it is replaced by that value. In 23 the presence of rapid motion in the picture, motion artifacts are readily generated in prior-2 4 art median filter based systems because the median filter is unable to locate the correct 2 5 pixel value. The picture is thereby rendered unnatural. According to the present invention, 2 6 the operation of the median filter is reduced or halted by a properly derived motion signal 27 according to the present invention, thus preventing motion artifacts from occurring.
WO 94/09592 ~ l 4~ 6~ S PCI/US93/10298 The second stage of image improvement makes use of the conventional recur8l~ie 2 filter as taught by Drewery, operating in the time domain. This process is particularly 3 effective in averaging co-sited pixels temporally spaced and its effectiveness is enhanced 4 when preceded by a stage containing the median filter.
In the case of video signals obtained from film by a telecine, the invention is 6 particularly useful in removing film grain scratches and dirt as well as noise in the video.
7 The same embodiment is also most effective in handling very noisy video images containing 8 impulsive noise. The high level of video quality improvement is made possible by the use of 9 three-dimensional median and recursive filters operating in tandem. Both median and 10 recursive filters are optimally controlled through the use of motion detectors whose 1 1 threshold settings are coupled to the main control of noise reduction to maximize the level of 12 image improvement and minimize motion artifacts.
13 By cascading two stages of independently operating noise-reduction circuits utilizing 14 different principles of noise reduction with the aid of motion-detection processing and 15 control, it is possible to obtain the best results of noise reduction, impulsive noise 16 elimination, film grain reduction, removal or reduction of film dirt and scratches and 17 stabilization of picture jerkiness with a minimum of motion artifacts and loss of video 1 8 resolution.
21 FIG. 1 is a block diagram of a presently preferred embodiment of a digital image 2 2 improvement system according to the present invention.
2 3 FIG. 2 is a block diagram of the computation core of the median filter of the digital 2 4 image improvement system of the present invention.
FIGS. 3a-30 are representations of various preferred median-filter cluster 26 configurations according to the present invention.
2 7 FIG. 4 is a block diagram of a median-filter motion processor for use in the digital 21~7636 WO 94/09592 PCr/US93/10298 Image improvement system of FIG. 1.
2 FIG. 5 is a block diagram of a presently preferred embodiment of the selector circuit 3 of FIG. 2.
4 FIG. 6 is a block diagram of a recursive filter for use in a presently preferred 5 embodiment of the present invention.
6 FIG. 7 is a diagram illustrating a preferred transfer function for the non-linear 7 transfer block of the recursive filter of the present invention.
9 DETAILED DESCRIPTION OF A I~Ht~tllRED EMBODIMFNT
Those of ordinary skill in the art will realize that the following description of the 11 present invention is illustrative only and not in any way limiting. Other embodiments of the 12 invention will readily suggest themselves to such skilled persons.
13 By cascading two stages of independently operating noise-reduction circuits utilizing 14 different principles of noise reduction with the aid of motion-detection processing and 15 control, it is possible to obtain the best results of noise reduction, impulsive noise 16 elimination, film grain reduction, removal or reduction of film dirt and scratches and 17 stabilization of picture jerkiness with a minimum of motion artifacts and loss of video 1 8 resolution.
21 FIG. 1 is a block diagram of a presently preferred embodiment of a digital image 2 2 improvement system according to the present invention.
2 3 FIG. 2 is a block diagram of the computation core of the median filter of the digital 2 4 image improvement system of the present invention.
FIGS. 3a-30 are representations of various preferred median-filter cluster 26 configurations according to the present invention.
2 7 FIG. 4 is a block diagram of a median-filter motion processor for use in the digital 21~7636 WO 94/09592 PCr/US93/10298 Image improvement system of FIG. 1.
2 FIG. 5 is a block diagram of a presently preferred embodiment of the selector circuit 3 of FIG. 2.
4 FIG. 6 is a block diagram of a recursive filter for use in a presently preferred 5 embodiment of the present invention.
6 FIG. 7 is a diagram illustrating a preferred transfer function for the non-linear 7 transfer block of the recursive filter of the present invention.
9 DETAILED DESCRIPTION OF A I~Ht~tllRED EMBODIMFNT
Those of ordinary skill in the art will realize that the following description of the 11 present invention is illustrative only and not in any way limiting. Other embodiments of the 12 invention will readily suggest themselves to such skilled persons.
13 Referring first to FIG. 1, a block diagram of a presently preferred embodiment of a 14 digital image improvement system 10 according to the present invention is presented. The digital image improvement system 10 of the present invention comprises two main 16 subcomponents, median filter 12 and recursive filter 14. According to the present 1 7 invention, these two subcomponents are arranged in a cascade configuration. Thus a video 18 input bus 16 presents a stream of video pixels in real time to median filter 12. the output 19 of median filter 12 is presented as a stream of video pixels in real time on bus 18 to recursive filter 14, and the output of recursive filter 14 on bus 20 comprises the output of 21 digital image improvement system 10.
22 As may be seen from FIG. 1, median filter 12 has user-selectable motion speed 2 3 threshold control 22, motion enable threshold control 24, and pixel replacement threshold 24 control 26. Recursive filter 14 has user-selectable noise threshold control 28 and noise 2 5 reduction level control 30. These controls will be more fully explained herein with respect 26 to median filter 12 and recursive filter 14.
2 7 Referring now to FIG. 2, median filter 12 is shown in more detail and is seen to W0 94/09592 ''~ PCI/US93/10298 Incorporate novel~a,e~lt~res which give it additionai functionality representing an 2 improvement over the prior art.
3 Median filter 12 takes a multibit digital video signal from input bus 16 and passes it 4 through delay elements 32, 34, 36, and 38. Delay elements 32 and 38 delay the video 5 pixels by one frame minus one horizontal line, such that, at any given time, the pixel 6 present at their outputs are from the same horizontal position one line above the pixel 7 present at their inputs, but from the previous frame. Delay elements 34 and 36 each delay 8 the video signal one horizontal line such that the pixel present at their outputs at any given 9 time is from the same horizontal position one line above the pixel present at their inputs 1 0 from the same frame. As will be appreciated by those of ordinary skill in the art, delay 1 1 elements 32, 34, 36, and 38 may comprise conventional digital delay elements, such as 1 2 serial shift register chains or the like.
1 3 The overall effects of delay elements 32, 34, 36, and 38 are such that if the current 1 4 pixel of interest is present at node 40 at the output of delay element 34, the pixels present 1 5 at nodes 42 and 44, the outputs of delay elements 32 and 36, respectively, will be the 1 6 pixels from the same horizontal positions in the lines immediately below and above the pixel 1 7 of interest. Further, the pixels present at nodes 46 and 48,the input of delay element 32, 1 8 will be the pixels from the succeeding and preceding frames, respectively, occupying the 1 9 same position in the those frames as the pixel of interest.
The heart of median filter 12 is rank-value filter element 50, which, according to a 2 1 presently preferred embodiment of the invention, may be a L64220 rank-value filter 22 integrated circuit, available from LSI Logic Corp., of Milpitas, California. The data sheet 23 for the L64220 rank-filter integrated circuit is expressly incorporated by reference 24 herein. Rank-value filter element 50 includes a rank-selector circuit portion 52 which takes inputs from a plurality of shift registers 54, 56, 58, 60, 62, 64, 66, and 68. The 2 6 function of rank-selector circuit 52 is to select the median value from among the inputs 2 7 presented.
21~7fi3~
W O 94/09592 PC~r/US93/10298- Shift registers 54, 56, 58, 60, 62, 64, 66, and 68 are eight-bit seriai shift 2 registers in the L64220 integrated circuit, but those of ordinary skill in the art will 3 recognize that other configurations are possible. By employing these serial shift registers, 4 the present invention can define the median value of the pixel of interest in terms of the - 5 pixels to its immediate left and right, as well as pixels immediately above and below (from 6 delay elements 34 and 36).
7 Rank-value filter element 52 is controlled by control unit 70, which selects which 8 pixel values stored in the shift registers 54, 56, 58, 60, 62, 64, 66, and 68 are used in 9 the median value determination. As disclosed in the L64220 Data Sheet from LSI Logic, 10 expressly incorporated by reference herein, any pixel element in the shift registers 54, 1 1 56, 58, 60, 62, 64, 66, and 68 can be masked such that the pixel cluster used to compute 12 the median value is selectable. Loading of the masking registers in the L64220 integrated 13 circuit is easily and routinely accomplished by employing the address, clock, and write-14 enable inputs provided. Those of ordinary skill in the art will recognize that a 15 microcontroller could easily be employed to provide selectable clusters by controlling the 16 address, clock, and write-enable inputs to load preselected patterns into the mask registers 17 in the control section 70 of rank-value filter element 50.
22 As may be seen from FIG. 1, median filter 12 has user-selectable motion speed 2 3 threshold control 22, motion enable threshold control 24, and pixel replacement threshold 24 control 26. Recursive filter 14 has user-selectable noise threshold control 28 and noise 2 5 reduction level control 30. These controls will be more fully explained herein with respect 26 to median filter 12 and recursive filter 14.
2 7 Referring now to FIG. 2, median filter 12 is shown in more detail and is seen to W0 94/09592 ''~ PCI/US93/10298 Incorporate novel~a,e~lt~res which give it additionai functionality representing an 2 improvement over the prior art.
3 Median filter 12 takes a multibit digital video signal from input bus 16 and passes it 4 through delay elements 32, 34, 36, and 38. Delay elements 32 and 38 delay the video 5 pixels by one frame minus one horizontal line, such that, at any given time, the pixel 6 present at their outputs are from the same horizontal position one line above the pixel 7 present at their inputs, but from the previous frame. Delay elements 34 and 36 each delay 8 the video signal one horizontal line such that the pixel present at their outputs at any given 9 time is from the same horizontal position one line above the pixel present at their inputs 1 0 from the same frame. As will be appreciated by those of ordinary skill in the art, delay 1 1 elements 32, 34, 36, and 38 may comprise conventional digital delay elements, such as 1 2 serial shift register chains or the like.
1 3 The overall effects of delay elements 32, 34, 36, and 38 are such that if the current 1 4 pixel of interest is present at node 40 at the output of delay element 34, the pixels present 1 5 at nodes 42 and 44, the outputs of delay elements 32 and 36, respectively, will be the 1 6 pixels from the same horizontal positions in the lines immediately below and above the pixel 1 7 of interest. Further, the pixels present at nodes 46 and 48,the input of delay element 32, 1 8 will be the pixels from the succeeding and preceding frames, respectively, occupying the 1 9 same position in the those frames as the pixel of interest.
The heart of median filter 12 is rank-value filter element 50, which, according to a 2 1 presently preferred embodiment of the invention, may be a L64220 rank-value filter 22 integrated circuit, available from LSI Logic Corp., of Milpitas, California. The data sheet 23 for the L64220 rank-filter integrated circuit is expressly incorporated by reference 24 herein. Rank-value filter element 50 includes a rank-selector circuit portion 52 which takes inputs from a plurality of shift registers 54, 56, 58, 60, 62, 64, 66, and 68. The 2 6 function of rank-selector circuit 52 is to select the median value from among the inputs 2 7 presented.
21~7fi3~
W O 94/09592 PC~r/US93/10298- Shift registers 54, 56, 58, 60, 62, 64, 66, and 68 are eight-bit seriai shift 2 registers in the L64220 integrated circuit, but those of ordinary skill in the art will 3 recognize that other configurations are possible. By employing these serial shift registers, 4 the present invention can define the median value of the pixel of interest in terms of the - 5 pixels to its immediate left and right, as well as pixels immediately above and below (from 6 delay elements 34 and 36).
7 Rank-value filter element 52 is controlled by control unit 70, which selects which 8 pixel values stored in the shift registers 54, 56, 58, 60, 62, 64, 66, and 68 are used in 9 the median value determination. As disclosed in the L64220 Data Sheet from LSI Logic, 10 expressly incorporated by reference herein, any pixel element in the shift registers 54, 1 1 56, 58, 60, 62, 64, 66, and 68 can be masked such that the pixel cluster used to compute 12 the median value is selectable. Loading of the masking registers in the L64220 integrated 13 circuit is easily and routinely accomplished by employing the address, clock, and write-14 enable inputs provided. Those of ordinary skill in the art will recognize that a 15 microcontroller could easily be employed to provide selectable clusters by controlling the 16 address, clock, and write-enable inputs to load preselected patterns into the mask registers 17 in the control section 70 of rank-value filter element 50.
18 From an examination of FIG. 2, those of ordinary skill in the art will readily 19 recognize that the pixels from nodes 40, 46, and 48 are each presented to two shift 2 0 registers at the same time. Thus, the pixels present at node 46 are presented to shift 21 registers 54 and 56, the pixels present at node 40 are presented to shift registers 60 and 2 2 62, and the pixels present at node 48 are presented to shift registers 66 and 68. This 2 3 arrangement allows the possibility of double-counting these pixel values in the median 2 4 value computation.
2 5 Referring now to FIGS. 3a-3O, diagrammatic representations of the various pixel 2 6 clusters from which the median value can be calculated are shown according to a presently 27 preferred embodiment of the invention. FIGS. 3a-3O show combinations of both positional ~l4~636 and temporal clustering, using left, right, horizonal, vertical, and diagonal nearest 2 neighbors in the positional domain, and corresponding past and next frame pixels and their 3 immediate left, right, horizonal, and vertical neighbors in the temporal domain. From FIGS.
4 3a-30, those of ordinary skill in the art can see the cluster geometries made possible by use of the delay elements 32, 34, 36, and 38. Each pixel position is represented by a circle and 6 the double-counted pixels are shown as double circles. The present embodiment can accept 7 any pixel cluster covering the present frame with 0, 1 or 2 votes, the preceding and 8 following frames both with 0, 1 or 2 votes, and the lines above and below each with 0 or 1 g votes. According to the presently preferred embodiment of the invention, only the 1 0 corresponding pixels in the immediately preceding and succeeding frames may be double-1 1 counted by having 2 votes, since these pixels introduce the least degradation of spatial 1 2 resolution, but those of ordinary skill in the art will realize that other configurations are 1 3 possible by suitably modifying the delay elements and doubling of serial shift register 1 4 inputs. Each cluster configuration except for that illustrated in FIG. 30 is symmetric in 1 5 each of the 3 dimensions. The configuration FIG. 30 may be used when the median filter is 1 6 inactive, and a minimum overall video delay is desirable. The selection of which pixel 1 7 cluster to employ may be user-selectable by means of, for example, a simple selector 1 8 switch.
1 9 Referring again to FIG. 2, a compensation delay 72 is connected to node 40 in order 2 0 to enable complete bypassing of median filter 12. The amount of delay provided by 2 1 compensation delay 72 is such as to provide at its output the pixel value whose computed 22 median value is simultaneously present at output 74 of rank-value filter 50. The output of 23 compensation delay 72 and the output 74 of rank-value filter 50 are provided to selector 2 4 76. The function of selector 76 is to pass the pixel value from one of compensation delay 72 2 5 and the output 74 of rank-value filter 50 to output bus in response to a threshold select 2 6 signal. The structure and operation of selector 76 will be described with reference to FIG.
27 5.
wo g4~09s92 2- 1 1 7 1~ 3 ~ PCI/US93/10298 , A motion detector circuit 78 is advantageously employed in median filter 12 to 2 reduce the amount of temporal filtering so as not to introduce blurring motion artifacts in 3 moving areas of the image which require full temporal resolution. The structure and 4 operation of a presently preferred motion detector 78 will be described with reference to 5 FIG. 4, to which attention is now drawn.
6 Referring now to FIG. 4, it may be seen that motion detector 78 comprises two 7 sections, motion processor 80 and global motion detector 82, both shown within dashed 8 lines on FIG. 4. Motion processor 78 operates on the luminance portion of the digital video 9 signal and two signals delayed by one frame each using frame delays 84 and 86, which may 0 comprise conventional digital delay elements. As indicated on FIG. 4, the output of frame 1 delay 86 is a pixel from frame A, the output of frame delay 84 is the corresponding pixel 2 from frame B, and the input to frame delay 84 is the corresponding pixel from frame C, 1 3 where frame B is a current video frame and frames A and C are the proceeding frame and the 14 following frame. Where there are differences in the pixel values of the corresponding pixel 1 5 in frames A, B, and C, these differences could be caused by motion in the picture or, for 1 6 images originated from film, from dirt and or scratches on the film. It is therefore 1 7 imperative to derive motion information from the video itself if the frame contains 1 8 interframe motion, in order to prevent erroneous operation of the median filter which will 1 9 smear the image by misinterpreting motion as noise or dirt.
Motion processor 80 derives three signals, IA-BI, IB-CI, and IA-CI, using digital 2 1 subtractor circuits 88, 90, and 92, and absolute value circuits 94, 96, and 98, which may 22 comprise ROM look-up tables, as is known in the art. The Global Motion Detector 82 23 operates by processing the absolute frame difference IB-CI from absolute value circuit 96.
24 The IB-CI difference is processed through a line integrator circuit 100, comprising an accumulator active each pixel and reset each line, latch 102, line average circuit 104 2 6 which may comprise an accumulator active each line and reset each field, and minimum 27 detect circuit 106, which may comprise a digital comparator active each line and reset each 21 l~
tield to compare the latest line integration value with the minimum line integratioir) ~alue, 2 to determine the floor of video activity of every active video line, and the average value of 3 motion through a frame by the Line Average circuit. The higher the motion content in the 4 frame, the larger is the output of the line average circuit 104.
5At the end of the video frame, the minimum detect and line average values are 6 subtracted in subtractor circuit 108, and the difference is latched at each field time in latch 7110. The Value stored in latch 110 is compared with a threshold value supplied on motion-8 speed threshold line 24 in decision logic 112 to determine if the frame is considered to 9 contain fast motion or slow motion. According to a presently preferred embodiment of the 10 invention, the threshold value is user-selectable, for example, under computer control as is 11 well known in the art. The fast-motion/slow-motion determination at the output of decision 12 logic 112 is a binary on/off decision.
13In the Motion Processor block, three interframe comparisons of temporally co-sited 14pixels, IA-BI, IB-CI, and IA-CI are made in subtractor circuits 88, 90, and 92 and absolute 15value circuits 94, 96, and 98. According to a presently preferred embodiment of the 16 invention, it has been determined that the larger of the first two comparison levels is the 17 better representation of motion for fast-moving motion content. This selection is made by 18 larger-value select circuit 114, which may comprise a digital-word comparator. For 19 slow-moving images, the IA-CI comparison is best. Data select circuit 116, which may 2 0 comprise a digital multiplexer, is used to select the output representing fast or slow motion 2 1 depending on the output of decision logic 112.
2 2The most suitable motion signal selected by data select circuit 116 is subsequently 23 filtered in two dimensions (horizontally and vertically) by 2D filter circuit 118 to enhance 24 the signal-to-noise ratio of the motion signal. 2D filter circuit 118 may preferably 2 5 comprise a horizontal filter of seven points and a vertical filter of three points, although 2 6 other configurations are possible. If the selected and filtered signal is above the motion-27 enable threshold 24, decision logic 120 will disable the operation of the median filter in a ~14763fi WO g4/09592 PCI/US93/10298 binary on/off fashion at its enable input 122 (FIG. 2). The threshold setting of decision 2 logic circuit 120 is user-adjustable by loading a selected threshold value into a register 3 inside decision logic circuit 120, for example, under computer control as is well known in 4 the art.
Pixel-replacement Threshold Logic selector 76 (FIG. 2) compares the median filter 6 output to the corresponding pixel at the center of the pixel cluster and, if the difference is 7 above the threshold value 26 set by the user, the median value is selected. Referring now to 8 FIG. 5, the structure and operation of selector 76 will be described. The comparison of the 9 median filter output and the central pixel value is made in subtractor circuit 150 and 1 0 absolute-value circuit 152. Decision logic 154, which may comprise a digital-word 1 1 comparator, decides if the compared value exceeds pixel replacement threshold 26 and 1 2 issues a binary on/off output in response. Data selector circuit 156, which may comprise a 1 3 multiplexer, selects either the computed median or the central pixel value for ultimate 1 4 median filter output. The threshold settings for decision logic 152 are adjustable by user 1 5 control, for example, under computer control as is well known in the art.
1 6 FIG. 6 is a block diagram of recursive filter 14 according to a presently preferred 1 7 embodiment of the invention. The operation of recursive filter 14 is controlled by the noise 1 8 threshold adjustment 28 and by the noise reduction level, adjustment 30, in the Manual 1 9 Threshold mode. According to a presently preferred embodiment of the invention, 20 recursive filter 14 may be a filter such as the one set forth in United States Patent No.
2 1 4,058,836, expressly incorporated herein by reference.
2 2 According to a presently preferred embodiment of the invention, an automatic mode 23 of operation of recursive filter 14 is provided wherein the noise threshold adjustment is 2 4 replaced by the Global Motion Detector level, updated every frame instant. This is 2 5 illustrated symbolically by switch 124, which is switchable to an automatic operating node 26 comprising the output of global motion detector 82 at automatic node 126. Switch 124 thus 27 provides either a manual user-adjustable noise threshold control or an automatically ~1~7 ~3~
W O 94/09592 PC~r/US93/10298determined noise threshold control at point 158. FIG. 6 is a block diagram illustr~g a 2 recursive filter similar to the one disclosed in United States Patent No. 4,058,836. Video 3 input is provided to one input of subtraction circuit 160. The output of subtraction circuit 4 160 is presented to the input of low pass filter 162, which is configured to smooth the difference signal as disclosed in United States Patent No. 4,058,836. The output of 6 subtractor 160 is also presented to compensating delay 164, which compensates for the 7 delay through low pass filter 162. The output of compensating delay 164 is presented to one 8 input of multiplier 166. The other input of multiplier 166 is supplied by non-linear 9 transfer block 168. Non-linear transfer block 168 is preferably configured to produce an 0 output signal which is a function of input signals noise threshold 158 and noise reduction 1 1 level 30 which has a transfer characteristic as shown in the graph of FIG. 7. The inputs 1 2 158 and 30 select an operating curve above which detected motion will not permit noise 3 reduction, in order to prevent motion artifacts. As will be appreciated by those of ordinary 4 skill in the art, non-linear transfer block 168 may be configured from a ROM lookup table.
1 5 An example of a suitable ROM lookup table is provided in Appendix 1.
1 6 The output of multiplier 166 is presented to one input of adder 170. The output of 1 7 adder 170 forms the video output of the recursive filter. It also serves as a feedback point 1 8 and is connected to frame delay 172, which introduces a delay of one frame. The output of 1 9 frame delay 170 is presented to the other input of subtractor 160, as well as to the input of delay 174, which matches the delay produced by delay 164. Other than the function of non-2 1 linear transfer block 168, the operation of recursive filter 14 is disclosed in United States 2 2 Patent No. 4,058,836.
23 A set of schematic diagrams for the circuitry which implements an actual 2 4 embodiment of the invention is filed herewith as Appendix 1. Specifications for the 25 programmable devices shown thereon, is filed herewith as Appendix ll. The program-2 6 control source code for an Intel 8031 microcontroller which accepts the user commands and 2 7 interfaces to the system bus of the actual embodiment of the present invention described in 2i~76~
WO 94/09592 PCr/US93/10298 Appendices I and 11 is filed herewith as Appendix 111. These diagrams and other information, 2 which describe an actual working embodiment of the present invention, are expressly 3 incorporated herein by reference.
4 Those of ordinary skill in the art will recognize that the settings for the various 5 threshold values specified herein are somewhat subjective. The possibilities of 6 combinations of dirt, noise, and motion in video sequences are virtually infinite and thus the 7 threshold settings at any moment may depend on the particular video material being viewed.
8 While embodiments and applications of this invention have been shown and described, 9 it would be apparent to those skilled in the art that many more modifications than mentioned 10 above are possible without departing from the inventive concepts herein. The invention, 1 1 therefore, is not to be restricted except in the spirit of the appended claims.
2 5 Referring now to FIGS. 3a-3O, diagrammatic representations of the various pixel 2 6 clusters from which the median value can be calculated are shown according to a presently 27 preferred embodiment of the invention. FIGS. 3a-3O show combinations of both positional ~l4~636 and temporal clustering, using left, right, horizonal, vertical, and diagonal nearest 2 neighbors in the positional domain, and corresponding past and next frame pixels and their 3 immediate left, right, horizonal, and vertical neighbors in the temporal domain. From FIGS.
4 3a-30, those of ordinary skill in the art can see the cluster geometries made possible by use of the delay elements 32, 34, 36, and 38. Each pixel position is represented by a circle and 6 the double-counted pixels are shown as double circles. The present embodiment can accept 7 any pixel cluster covering the present frame with 0, 1 or 2 votes, the preceding and 8 following frames both with 0, 1 or 2 votes, and the lines above and below each with 0 or 1 g votes. According to the presently preferred embodiment of the invention, only the 1 0 corresponding pixels in the immediately preceding and succeeding frames may be double-1 1 counted by having 2 votes, since these pixels introduce the least degradation of spatial 1 2 resolution, but those of ordinary skill in the art will realize that other configurations are 1 3 possible by suitably modifying the delay elements and doubling of serial shift register 1 4 inputs. Each cluster configuration except for that illustrated in FIG. 30 is symmetric in 1 5 each of the 3 dimensions. The configuration FIG. 30 may be used when the median filter is 1 6 inactive, and a minimum overall video delay is desirable. The selection of which pixel 1 7 cluster to employ may be user-selectable by means of, for example, a simple selector 1 8 switch.
1 9 Referring again to FIG. 2, a compensation delay 72 is connected to node 40 in order 2 0 to enable complete bypassing of median filter 12. The amount of delay provided by 2 1 compensation delay 72 is such as to provide at its output the pixel value whose computed 22 median value is simultaneously present at output 74 of rank-value filter 50. The output of 23 compensation delay 72 and the output 74 of rank-value filter 50 are provided to selector 2 4 76. The function of selector 76 is to pass the pixel value from one of compensation delay 72 2 5 and the output 74 of rank-value filter 50 to output bus in response to a threshold select 2 6 signal. The structure and operation of selector 76 will be described with reference to FIG.
27 5.
wo g4~09s92 2- 1 1 7 1~ 3 ~ PCI/US93/10298 , A motion detector circuit 78 is advantageously employed in median filter 12 to 2 reduce the amount of temporal filtering so as not to introduce blurring motion artifacts in 3 moving areas of the image which require full temporal resolution. The structure and 4 operation of a presently preferred motion detector 78 will be described with reference to 5 FIG. 4, to which attention is now drawn.
6 Referring now to FIG. 4, it may be seen that motion detector 78 comprises two 7 sections, motion processor 80 and global motion detector 82, both shown within dashed 8 lines on FIG. 4. Motion processor 78 operates on the luminance portion of the digital video 9 signal and two signals delayed by one frame each using frame delays 84 and 86, which may 0 comprise conventional digital delay elements. As indicated on FIG. 4, the output of frame 1 delay 86 is a pixel from frame A, the output of frame delay 84 is the corresponding pixel 2 from frame B, and the input to frame delay 84 is the corresponding pixel from frame C, 1 3 where frame B is a current video frame and frames A and C are the proceeding frame and the 14 following frame. Where there are differences in the pixel values of the corresponding pixel 1 5 in frames A, B, and C, these differences could be caused by motion in the picture or, for 1 6 images originated from film, from dirt and or scratches on the film. It is therefore 1 7 imperative to derive motion information from the video itself if the frame contains 1 8 interframe motion, in order to prevent erroneous operation of the median filter which will 1 9 smear the image by misinterpreting motion as noise or dirt.
Motion processor 80 derives three signals, IA-BI, IB-CI, and IA-CI, using digital 2 1 subtractor circuits 88, 90, and 92, and absolute value circuits 94, 96, and 98, which may 22 comprise ROM look-up tables, as is known in the art. The Global Motion Detector 82 23 operates by processing the absolute frame difference IB-CI from absolute value circuit 96.
24 The IB-CI difference is processed through a line integrator circuit 100, comprising an accumulator active each pixel and reset each line, latch 102, line average circuit 104 2 6 which may comprise an accumulator active each line and reset each field, and minimum 27 detect circuit 106, which may comprise a digital comparator active each line and reset each 21 l~
tield to compare the latest line integration value with the minimum line integratioir) ~alue, 2 to determine the floor of video activity of every active video line, and the average value of 3 motion through a frame by the Line Average circuit. The higher the motion content in the 4 frame, the larger is the output of the line average circuit 104.
5At the end of the video frame, the minimum detect and line average values are 6 subtracted in subtractor circuit 108, and the difference is latched at each field time in latch 7110. The Value stored in latch 110 is compared with a threshold value supplied on motion-8 speed threshold line 24 in decision logic 112 to determine if the frame is considered to 9 contain fast motion or slow motion. According to a presently preferred embodiment of the 10 invention, the threshold value is user-selectable, for example, under computer control as is 11 well known in the art. The fast-motion/slow-motion determination at the output of decision 12 logic 112 is a binary on/off decision.
13In the Motion Processor block, three interframe comparisons of temporally co-sited 14pixels, IA-BI, IB-CI, and IA-CI are made in subtractor circuits 88, 90, and 92 and absolute 15value circuits 94, 96, and 98. According to a presently preferred embodiment of the 16 invention, it has been determined that the larger of the first two comparison levels is the 17 better representation of motion for fast-moving motion content. This selection is made by 18 larger-value select circuit 114, which may comprise a digital-word comparator. For 19 slow-moving images, the IA-CI comparison is best. Data select circuit 116, which may 2 0 comprise a digital multiplexer, is used to select the output representing fast or slow motion 2 1 depending on the output of decision logic 112.
2 2The most suitable motion signal selected by data select circuit 116 is subsequently 23 filtered in two dimensions (horizontally and vertically) by 2D filter circuit 118 to enhance 24 the signal-to-noise ratio of the motion signal. 2D filter circuit 118 may preferably 2 5 comprise a horizontal filter of seven points and a vertical filter of three points, although 2 6 other configurations are possible. If the selected and filtered signal is above the motion-27 enable threshold 24, decision logic 120 will disable the operation of the median filter in a ~14763fi WO g4/09592 PCI/US93/10298 binary on/off fashion at its enable input 122 (FIG. 2). The threshold setting of decision 2 logic circuit 120 is user-adjustable by loading a selected threshold value into a register 3 inside decision logic circuit 120, for example, under computer control as is well known in 4 the art.
Pixel-replacement Threshold Logic selector 76 (FIG. 2) compares the median filter 6 output to the corresponding pixel at the center of the pixel cluster and, if the difference is 7 above the threshold value 26 set by the user, the median value is selected. Referring now to 8 FIG. 5, the structure and operation of selector 76 will be described. The comparison of the 9 median filter output and the central pixel value is made in subtractor circuit 150 and 1 0 absolute-value circuit 152. Decision logic 154, which may comprise a digital-word 1 1 comparator, decides if the compared value exceeds pixel replacement threshold 26 and 1 2 issues a binary on/off output in response. Data selector circuit 156, which may comprise a 1 3 multiplexer, selects either the computed median or the central pixel value for ultimate 1 4 median filter output. The threshold settings for decision logic 152 are adjustable by user 1 5 control, for example, under computer control as is well known in the art.
1 6 FIG. 6 is a block diagram of recursive filter 14 according to a presently preferred 1 7 embodiment of the invention. The operation of recursive filter 14 is controlled by the noise 1 8 threshold adjustment 28 and by the noise reduction level, adjustment 30, in the Manual 1 9 Threshold mode. According to a presently preferred embodiment of the invention, 20 recursive filter 14 may be a filter such as the one set forth in United States Patent No.
2 1 4,058,836, expressly incorporated herein by reference.
2 2 According to a presently preferred embodiment of the invention, an automatic mode 23 of operation of recursive filter 14 is provided wherein the noise threshold adjustment is 2 4 replaced by the Global Motion Detector level, updated every frame instant. This is 2 5 illustrated symbolically by switch 124, which is switchable to an automatic operating node 26 comprising the output of global motion detector 82 at automatic node 126. Switch 124 thus 27 provides either a manual user-adjustable noise threshold control or an automatically ~1~7 ~3~
W O 94/09592 PC~r/US93/10298determined noise threshold control at point 158. FIG. 6 is a block diagram illustr~g a 2 recursive filter similar to the one disclosed in United States Patent No. 4,058,836. Video 3 input is provided to one input of subtraction circuit 160. The output of subtraction circuit 4 160 is presented to the input of low pass filter 162, which is configured to smooth the difference signal as disclosed in United States Patent No. 4,058,836. The output of 6 subtractor 160 is also presented to compensating delay 164, which compensates for the 7 delay through low pass filter 162. The output of compensating delay 164 is presented to one 8 input of multiplier 166. The other input of multiplier 166 is supplied by non-linear 9 transfer block 168. Non-linear transfer block 168 is preferably configured to produce an 0 output signal which is a function of input signals noise threshold 158 and noise reduction 1 1 level 30 which has a transfer characteristic as shown in the graph of FIG. 7. The inputs 1 2 158 and 30 select an operating curve above which detected motion will not permit noise 3 reduction, in order to prevent motion artifacts. As will be appreciated by those of ordinary 4 skill in the art, non-linear transfer block 168 may be configured from a ROM lookup table.
1 5 An example of a suitable ROM lookup table is provided in Appendix 1.
1 6 The output of multiplier 166 is presented to one input of adder 170. The output of 1 7 adder 170 forms the video output of the recursive filter. It also serves as a feedback point 1 8 and is connected to frame delay 172, which introduces a delay of one frame. The output of 1 9 frame delay 170 is presented to the other input of subtractor 160, as well as to the input of delay 174, which matches the delay produced by delay 164. Other than the function of non-2 1 linear transfer block 168, the operation of recursive filter 14 is disclosed in United States 2 2 Patent No. 4,058,836.
23 A set of schematic diagrams for the circuitry which implements an actual 2 4 embodiment of the invention is filed herewith as Appendix 1. Specifications for the 25 programmable devices shown thereon, is filed herewith as Appendix ll. The program-2 6 control source code for an Intel 8031 microcontroller which accepts the user commands and 2 7 interfaces to the system bus of the actual embodiment of the present invention described in 2i~76~
WO 94/09592 PCr/US93/10298 Appendices I and 11 is filed herewith as Appendix 111. These diagrams and other information, 2 which describe an actual working embodiment of the present invention, are expressly 3 incorporated herein by reference.
4 Those of ordinary skill in the art will recognize that the settings for the various 5 threshold values specified herein are somewhat subjective. The possibilities of 6 combinations of dirt, noise, and motion in video sequences are virtually infinite and thus the 7 threshold settings at any moment may depend on the particular video material being viewed.
8 While embodiments and applications of this invention have been shown and described, 9 it would be apparent to those skilled in the art that many more modifications than mentioned 10 above are possible without departing from the inventive concepts herein. The invention, 1 1 therefore, is not to be restricted except in the spirit of the appended claims.
Claims (19)
1. Apparatus for enhancement of digital video images, said apparatus connectable to a source of digital video signals operating at a video pixel rate and comprising:
a median filter including storage means for temporarily storing digital data to present simultaneously data representing pixels from a current video frame, a most recent video frame, and a next video frame;
user-selectable data cluster selection means associated with said median filter and operating on each pixel in said current video frame, for identifying one of a plurality of clusters of digital data as a selected cluster from digital data stored in one or more of said current video frame, said most recent video frame, and said next video frame, each of said clusters comprising digital data representing said each pixel and ones of said pixels which are chosen from positional and temporal neighbors of the one of said each pixels being operated on, wherein at least one of said digital data may be weighted more than once, and for presenting said clusters of digital data to said median filter;
motion detector means for detecting motion in a region of said current video frame containing said each pixel, and for producing a motion-sense signal proportional to the degree of motion in said region, and first substitution means for substituting an output of said median filter for said each pixel in said current video frame only if said motion-sense signal is below a user-selected threshold.
a median filter including storage means for temporarily storing digital data to present simultaneously data representing pixels from a current video frame, a most recent video frame, and a next video frame;
user-selectable data cluster selection means associated with said median filter and operating on each pixel in said current video frame, for identifying one of a plurality of clusters of digital data as a selected cluster from digital data stored in one or more of said current video frame, said most recent video frame, and said next video frame, each of said clusters comprising digital data representing said each pixel and ones of said pixels which are chosen from positional and temporal neighbors of the one of said each pixels being operated on, wherein at least one of said digital data may be weighted more than once, and for presenting said clusters of digital data to said median filter;
motion detector means for detecting motion in a region of said current video frame containing said each pixel, and for producing a motion-sense signal proportional to the degree of motion in said region, and first substitution means for substituting an output of said median filter for said each pixel in said current video frame only if said motion-sense signal is below a user-selected threshold.
2. The apparatus of claim 1, further including:
first means for generating, for each pixel, a deviation threshold signal if said each pixel deviates from the median value of said selected cluster by at least a selected threshold, said selected threshold being adjustable by a user;
second substitution means for substituting an output of said median filter for said each pixel in said current video frame in response to said deviation threshold signal.
first means for generating, for each pixel, a deviation threshold signal if said each pixel deviates from the median value of said selected cluster by at least a selected threshold, said selected threshold being adjustable by a user;
second substitution means for substituting an output of said median filter for said each pixel in said current video frame in response to said deviation threshold signal.
3. The apparatus of claim 1, wherein said plurality of clusters are chosen from the group including:
( 1 ) said each pixel weighted twice, its upper and lower nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 2 ) said each pixel weighted twice, its left and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 3 ) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 4 ) said each pixel weighted twice, its four diagonal nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 5 ) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, its corresponding pixels in said most recent video frame and said next video frame, each weighted twice, and their left and right nearest neighbors, each weighted once.
( 1 ) said each pixel weighted twice, its upper and lower nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 2 ) said each pixel weighted twice, its left and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 3 ) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 4 ) said each pixel weighted twice, its four diagonal nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
( 5 ) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, its corresponding pixels in said most recent video frame and said next video frame, each weighted twice, and their left and right nearest neighbors, each weighted once.
4. The apparatus of claim 1, further including a recursive filter having an input connected to said output of said median filter.
5. The apparatus of claim 4, wherein said recursive filter includes:
noise threshold setting means;
noise reduction level control means;
motion detector means for detecting motion in a region of said current video frame containing said each pixel, and for producing a motion-sense signal propor al to the degree of motion in said region; and recursion control means, responsive to said motion-sense signal, said noise threshold setting means, and said noise reduction level control means, for controlling the magnitude of recursion produced by said filter.
noise threshold setting means;
noise reduction level control means;
motion detector means for detecting motion in a region of said current video frame containing said each pixel, and for producing a motion-sense signal propor al to the degree of motion in said region; and recursion control means, responsive to said motion-sense signal, said noise threshold setting means, and said noise reduction level control means, for controlling the magnitude of recursion produced by said filter.
6. A device for enhancing digital video images, comprising a video data bus;
first, second, and third nodes coupled to said video data bus, said nodes com-prising data indicative of spatially co-located pixels in a set of ordered frames of video data, a rank-value circuit coupled to said first, second, and third nodes, said rank-value circuit comprising a control input, whereby said rank-value circuit computes a median value of a set selected from said data indicative of said spatially co-located pixels;
a motion detector circuit coupled to said first node and having an output node coupled to said control input, whereby said rank-value circuit is disabled in response to a sig-nal at said output node.
first, second, and third nodes coupled to said video data bus, said nodes com-prising data indicative of spatially co-located pixels in a set of ordered frames of video data, a rank-value circuit coupled to said first, second, and third nodes, said rank-value circuit comprising a control input, whereby said rank-value circuit computes a median value of a set selected from said data indicative of said spatially co-located pixels;
a motion detector circuit coupled to said first node and having an output node coupled to said control input, whereby said rank-value circuit is disabled in response to a sig-nal at said output node.
7. A device as in claim 6, comprising a first frame delay coupled to said video data bus and to said second node; and a second frame delay coupled to said first frame delay and to said third node; whereby said first, second and third nodes comprise spatially co-located pixels in a set of successive frames of video data, delayed relative to one another by an integer number of frames.
8. A device as in claim 7, wherein said rank-value circuit comprises a plurality of registers, and a median selector circuit coupled to said plurality of registers;
said plurality of registers are coupled to said first, second, and third nodes;
said first and second frame delays each comprises a plurality of partial delays whose total delay comprises a full frame; and said plurality of registers are coupled to an output of at least one of said plural-ity of partial delays in said first and second frame delays, whereby said plurality of registers comprise data indicative of spatial and temporal neighbors of one pixel in said video data;
whereby said median selector circuit computes a median value of a set of data selected from said registers.
said plurality of registers are coupled to said first, second, and third nodes;
said first and second frame delays each comprises a plurality of partial delays whose total delay comprises a full frame; and said plurality of registers are coupled to an output of at least one of said plural-ity of partial delays in said first and second frame delays, whereby said plurality of registers comprise data indicative of spatial and temporal neighbors of one pixel in said video data;
whereby said median selector circuit computes a median value of a set of data selected from said registers.
9. A device as in claim 8, wherein said plurality of registers includes a first and a second register coupled to identical nodes, whereby said first and said second registers comprise identical data, and whereby said median selector circuit computes a median value of a set of data in which a value indicated by said first and said second register is counted with a weight greater than one.
10. A device as in claim 8, wherein said plurality of registers includes at least one register having a mask bit for indicating a zero weight for said one register.
11. A device as in claim 8, comprising a set of switches coupled to said registers, whereby said registers select for in-put a set of data indicative of said spatial and temporal neighbors of said one pixel in said video data;
a set of weighting circuits coupled to said registers, whereby said median selec-tor circuit computes a median value of a set of data in said registers, in which a value indicated by at least one said register is counted with a weight greater than one.
a set of weighting circuits coupled to said registers, whereby said median selec-tor circuit computes a median value of a set of data in said registers, in which a value indicated by at least one said register is counted with a weight greater than one.
12. A device as in claim 6, wherein said output of said motion detector cir-cuit comprises a value indicative of whether a degree of motion in said set of ordered frames of video data exceeds a user-selected motion threshold.
13. A device as in claim 6, comprising a comparator coupled to said rank-value circuit and to said second node, whereby said comparator computes a difference between said median value and a value in-dicative of said one pixel;
a switch coupled to said comparator, said rank-value circuit, and said second node, whereby said switch selects either said median value or said value indicative of said one pixel, in response to whether said difference exceeds a user-selected difference threshold.
a switch coupled to said comparator, said rank-value circuit, and said second node, whereby said switch selects either said median value or said value indicative of said one pixel, in response to whether said difference exceeds a user-selected difference threshold.
14. A device as in claim 6, comprising a recursive filter coupled to said rank-value circuit.
15. A device as in claim 14, wherein said recursive filter comprises a non-linear transfer block said nonlinear transfer block itself being coupled to a noise threshold value; and a noise reduction level value and said output node of said motion detector cir-cuit, and having a switch for selecting between said noise reduction level value and said output node;
wherein said nonlinear transfer block comprises a digital circuit having a trans-fer characteristic as shown in figure 7.
wherein said nonlinear transfer block comprises a digital circuit having a trans-fer characteristic as shown in figure 7.
16. A device as in claim 6, wherein said rank-value circuit and said motion detector circuit comprise a processor operating under software control.
17. In a device for enhancing video data, said video data comprising a se-quence of frames each having a plurality of lines each having a plurality of pixels, a data structure comprising a plurality of values indicative of a set of spatial and temporal neighbors of one of said pixels;
a plurality of mask bits associated with said plurality of values and indicative of a selected cluster of said spatial and temporal neighbors; and associated with said plurality of values, a median value computed in response to said selected cluster.
a plurality of mask bits associated with said plurality of values and indicative of a selected cluster of said spatial and temporal neighbors; and associated with said plurality of values, a median value computed in response to said selected cluster.
18. Apparatus for enhancement of digital video images, said apparatus con-nectable to a source of digital video signals operating at a video pixel rate and comprising:
a median filter including storage means for temporarily storing digital data to present simultaneously data representing pixels from a current video frame, a most recent video frame, and a next video frame;
user-selectable data cluster selection means associated with said median filter and operating on substantially every pixel in said current video frame, for identifying one of a plurality of clusters of digital data as a selected cluster from digital data stored in one or more of said current video frame, said most recent video frame, and said next video frame, each of said clusters comprising digital data representing said each pixel and ones of said pixels which are chosen from positional and temporal neighbors of the one of said each pixels being oper-ated on, said selection means comprising means for weighting at least one of said digital data, and for presenting said clusters of digital data to said median filter;
motion detector means for detecting motion in a region of said current video frame containing said each pixel, and for producing a motion-sense signal proportional to the degree of motion in said region, and first substitution means for substituting an output of said median filter for said each pixel in said current video frame only if said motion-sense signal is below a user-selected threshold.
a median filter including storage means for temporarily storing digital data to present simultaneously data representing pixels from a current video frame, a most recent video frame, and a next video frame;
user-selectable data cluster selection means associated with said median filter and operating on substantially every pixel in said current video frame, for identifying one of a plurality of clusters of digital data as a selected cluster from digital data stored in one or more of said current video frame, said most recent video frame, and said next video frame, each of said clusters comprising digital data representing said each pixel and ones of said pixels which are chosen from positional and temporal neighbors of the one of said each pixels being oper-ated on, said selection means comprising means for weighting at least one of said digital data, and for presenting said clusters of digital data to said median filter;
motion detector means for detecting motion in a region of said current video frame containing said each pixel, and for producing a motion-sense signal proportional to the degree of motion in said region, and first substitution means for substituting an output of said median filter for said each pixel in said current video frame only if said motion-sense signal is below a user-selected threshold.
19. Apparatus as in claim 18, wherein said means for weighting comprises means for weighting with a weight other than one, and said plurality of clusters are chosen from the group including:
( 1 ) said each pixel weighted twice, its upper and lower nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(2) said each pixel weighted twice, its left and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(3) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(4) said each pixel weighted twice, its four diagonal nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(5) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, its corresponding pixels in said most recent video frame end said next video frame, each weighted twice, and their left and right nearest neighbors, each weighted once.
( 1 ) said each pixel weighted twice, its upper and lower nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(2) said each pixel weighted twice, its left and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(3) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(4) said each pixel weighted twice, its four diagonal nearest neighbors, each weighted once, and its corresponding pixels in said most recent video frame and said next video frame, each weighted twice;
(5) said each pixel weighted twice, its upper, lower, left, and right nearest neighbors, each weighted once, its corresponding pixels in said most recent video frame end said next video frame, each weighted twice, and their left and right nearest neighbors, each weighted once.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/965,937 | 1992-10-22 | ||
US07/965,937 US5446501A (en) | 1992-10-22 | 1992-10-22 | Three-dimensional median and recursive filtering apparatus and method for video image enhancement |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2147636A1 true CA2147636A1 (en) | 1994-04-28 |
Family
ID=25510701
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002147636A Abandoned CA2147636A1 (en) | 1992-10-22 | 1993-10-22 | Three-dimensional median and recursive filtering apparatus and method for video image enhancement |
Country Status (4)
Country | Link |
---|---|
US (1) | US5446501A (en) |
EP (1) | EP0706739A1 (en) |
CA (1) | CA2147636A1 (en) |
WO (1) | WO1994009592A1 (en) |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5404437A (en) * | 1992-11-10 | 1995-04-04 | Sigma Designs, Inc. | Mixing of computer graphics and animation sequences |
US5715335A (en) * | 1993-12-02 | 1998-02-03 | U.S. Philips Corporation | Noise reduction |
DE4343095C2 (en) * | 1993-12-17 | 2001-04-26 | Philips Corp Intellectual Pty | Method and circuit for eliminating interference signals from video signals |
US5598576A (en) * | 1994-03-30 | 1997-01-28 | Sigma Designs, Incorporated | Audio output device having digital signal processor for responding to commands issued by processor by emulating designated functions according to common command interface |
US5515107A (en) * | 1994-03-30 | 1996-05-07 | Sigma Designs, Incorporated | Method of encoding a stream of motion picture data |
US5528309A (en) | 1994-06-28 | 1996-06-18 | Sigma Designs, Incorporated | Analog video chromakey mixer |
US5790881A (en) * | 1995-02-07 | 1998-08-04 | Sigma Designs, Inc. | Computer system including coprocessor devices simulating memory interfaces |
US5719511A (en) * | 1996-01-31 | 1998-02-17 | Sigma Designs, Inc. | Circuit for generating an output signal synchronized to an input signal |
US5818468A (en) * | 1996-06-04 | 1998-10-06 | Sigma Designs, Inc. | Decoding video signals at high speed using a memory buffer |
US6128726A (en) * | 1996-06-04 | 2000-10-03 | Sigma Designs, Inc. | Accurate high speed digital signal processor |
DE19713177C2 (en) * | 1997-03-27 | 1999-10-14 | Siemens Ag | Method and circuit arrangement for noise reduction in television or video signals |
WO2001035636A1 (en) * | 1999-11-11 | 2001-05-17 | Stmicroelectronics Asia Pacific Pte Ltd. | Spatio-temporal video noise reduction system |
FR2805429B1 (en) | 2000-02-21 | 2002-08-16 | Telediffusion Fse | DISTRIBUTED DIGITAL QUALITY CONTROL METHOD BY DETECTING FALSE CONTOURS |
US6842196B1 (en) | 2000-04-04 | 2005-01-11 | Smith & Nephew, Inc. | Method and system for automatic correction of motion artifacts |
US6724945B1 (en) * | 2000-05-24 | 2004-04-20 | Hewlett-Packard Development Company, L.P. | Correcting defect pixels in a digital image |
WO2001097509A1 (en) * | 2000-06-15 | 2001-12-20 | Koninklijke Philips Electronics N.V. | Noise filtering an image sequence |
US7133568B2 (en) * | 2000-08-04 | 2006-11-07 | Nikitin Alexei V | Method and apparatus for analysis of variables |
EP1402736B1 (en) * | 2001-06-19 | 2006-03-08 | Koninklijke Philips Electronics N.V. | Method and decoder for processing a digital video signal |
US20050163395A1 (en) * | 2002-03-26 | 2005-07-28 | Koninklijke Philips Electronics N.V. | Video signal post-processing method |
US7050501B2 (en) * | 2002-07-16 | 2006-05-23 | Broadcom Corporation | Digital noise reduction techniques |
US6958783B2 (en) * | 2002-07-16 | 2005-10-25 | Broadcom Corporation | Adaptive non-linear noise reduction techniques |
US7107306B2 (en) * | 2002-10-07 | 2006-09-12 | Nikitin Alexei V | Method and apparatus for adaptive real-time signal conditioning, processing, analysis, quantification, comparision, and control |
US7617270B2 (en) * | 2002-10-07 | 2009-11-10 | Nikitin Alexei V | Method and apparatus for adaptive real-time signal conditioning, processing, analysis, quantification, comparison, and control |
FR2860940A1 (en) * | 2003-10-14 | 2005-04-15 | Nextream France | DEVICE AND METHOD FOR REDUCING NOISE OF A VIDEO SIGNAL |
US7295616B2 (en) | 2003-11-17 | 2007-11-13 | Eastman Kodak Company | Method and system for video filtering with joint motion and noise estimation |
KR20050100530A (en) * | 2004-04-14 | 2005-10-19 | 엘지전자 주식회사 | Method disposing image of plasma display panel |
US7688337B2 (en) * | 2004-05-21 | 2010-03-30 | Broadcom Corporation | System and method for reducing image scaling complexity with flexible scaling factors |
KR100541961B1 (en) * | 2004-06-08 | 2006-01-12 | 삼성전자주식회사 | Apparatus and method for saturation controlling of color image |
US20060028562A1 (en) * | 2004-08-09 | 2006-02-09 | Martin Schmitz | Fast area-selected filtering for pixel-noise and analog artifacts reduction |
US7643088B2 (en) * | 2004-12-01 | 2010-01-05 | Hewlett-Packard Development Company, L.P. | Artifact reduction in a digital video |
US7542095B2 (en) * | 2005-01-20 | 2009-06-02 | Samsung Electronics Co., Ltd. | Method and system of noise-adaptive motion detection in an interlaced video sequence |
JP2006202209A (en) * | 2005-01-24 | 2006-08-03 | Toshiba Corp | Image compression method and image compression device |
US7440608B2 (en) * | 2005-05-31 | 2008-10-21 | Hewlett-Packard Development Company, L.P. | Method and system for detecting image defects |
JP4420294B2 (en) * | 2005-06-28 | 2010-02-24 | エルジー ディスプレイ カンパニー リミテッド | Midian filtering method and apparatus |
US7551232B2 (en) * | 2005-11-14 | 2009-06-23 | Lsi Corporation | Noise adaptive 3D composite noise reduction |
EP1870857A1 (en) | 2006-06-19 | 2007-12-26 | Koninklijke Philips Electronics N.V. | Global motion estimation |
JP5053373B2 (en) | 2006-06-29 | 2012-10-17 | トムソン ライセンシング | Adaptive pixel-based filtering |
TWI324888B (en) * | 2006-09-19 | 2010-05-11 | Himax Tech Ltd | Image de-blocking method |
JP5330246B2 (en) | 2006-09-29 | 2013-10-30 | トムソン ライセンシング | Automatic parameter estimation for adaptive pixel-based filtering |
TWI387335B (en) * | 2008-05-26 | 2013-02-21 | Novatek Microelectronics Corp | Signal adjusting circuit and video apparatus thereof |
JP4358283B1 (en) * | 2008-08-04 | 2009-11-04 | 株式会社東芝 | Noise reduction device and noise reduction method |
JP2011151431A (en) | 2009-12-25 | 2011-08-04 | Sony Corp | Image processing apparatus and method |
US8797414B2 (en) * | 2010-12-23 | 2014-08-05 | Samsung Electronics Co., Ltd. | Digital image stabilization device |
TWI488494B (en) * | 2011-04-28 | 2015-06-11 | Altek Corp | Method of multi-frame image noise reduction |
KR102221116B1 (en) * | 2015-02-27 | 2021-02-26 | 에스케이하이닉스 주식회사 | A device and method for removing the noise on the image using cross-kernel type median filter |
US10302687B2 (en) * | 2016-06-14 | 2019-05-28 | General Electric Company | Filtration thresholding |
WO2018200993A1 (en) | 2017-04-28 | 2018-11-01 | Zermatt Technologies Llc | Video pipeline |
US10979685B1 (en) | 2017-04-28 | 2021-04-13 | Apple Inc. | Focusing for virtual and augmented reality systems |
US10861142B2 (en) * | 2017-07-21 | 2020-12-08 | Apple Inc. | Gaze direction-based adaptive pre-filtering of video data |
CN109857973B (en) * | 2017-11-30 | 2023-07-18 | 深圳市优必选科技有限公司 | Infrared data filtering method and device |
CN113766224B (en) * | 2020-06-05 | 2022-11-25 | 杭州海康威视数字技术股份有限公司 | Image enhancement method and device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1515551A (en) * | 1975-04-25 | 1978-06-28 | British Broadcasting Corp | Noise reduction in electrical signals |
FR2359559A1 (en) * | 1976-07-23 | 1978-02-17 | Thomson Csf | Video drop out compensator - compares delayed and undelayed signals and corrects lost picture elements by interpolation |
FR2575886B1 (en) * | 1985-01-04 | 1987-02-20 | Thomson Csf | METHOD FOR REDUCING THE VISIBILITY OF NOISE IN A SUITE OF VIDEO IMAGES AND DEVICE FOR CARRYING OUT SAID METHOD |
US4682230A (en) * | 1986-03-21 | 1987-07-21 | Rca Corporation | Adaptive median filter system |
GB2202706B (en) * | 1987-03-27 | 1991-01-09 | British Broadcasting Corp | Video signal processing |
US4782389A (en) * | 1987-04-30 | 1988-11-01 | Rca Licensing Corporation | Adaptive M-tile sample producer |
US5068914A (en) * | 1988-08-29 | 1991-11-26 | Eastman Kodak Company | Apparatus for reducing artifacts in error diffused images |
US4928258A (en) * | 1989-05-08 | 1990-05-22 | The United States Of America As Represented By The Secretary Of The Air Force | Recursive median filtering |
DE4001552A1 (en) * | 1990-01-20 | 1991-07-25 | Broadcast Television Syst | CIRCUIT ARRANGEMENT FOR FILTERING VIDEO SIGNALS |
JPH0411466A (en) * | 1990-04-28 | 1992-01-16 | Sony Corp | Noise reducer |
DE4031785C2 (en) * | 1990-10-08 | 1996-07-04 | Broadcast Television Syst | Method of reducing noise in video signals |
EP0524009B1 (en) * | 1991-07-19 | 1998-09-16 | Matsushita Electric Industrial Co., Ltd. | Video signal processing apparatus for reducing aliasing interference |
US5247363A (en) * | 1992-03-02 | 1993-09-21 | Rca Thomson Licensing Corporation | Error concealment apparatus for hdtv receivers |
-
1992
- 1992-10-22 US US07/965,937 patent/US5446501A/en not_active Expired - Lifetime
-
1993
- 1993-10-22 EP EP94901213A patent/EP0706739A1/en not_active Withdrawn
- 1993-10-22 CA CA002147636A patent/CA2147636A1/en not_active Abandoned
- 1993-10-22 WO PCT/US1993/010298 patent/WO1994009592A1/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP0706739A4 (en) | 1996-01-15 |
US5446501A (en) | 1995-08-29 |
WO1994009592A1 (en) | 1994-04-28 |
EP0706739A1 (en) | 1996-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5446501A (en) | Three-dimensional median and recursive filtering apparatus and method for video image enhancement | |
JP3899129B2 (en) | Video noise reduction method | |
EP0592196B1 (en) | Noise eliminating circuits | |
US7145607B1 (en) | Spatio-temporal video noise reduction system | |
EP0819356B1 (en) | Image data noise filtering | |
JP3187348B2 (en) | Image quality improvement circuit and method thereof | |
JP3784092B2 (en) | Video noise reduction apparatus and noise reduction method | |
TWI390467B (en) | Dynamic noise filter and sigma filtering method | |
GB2247377A (en) | Motion signal processor. | |
EP1316206A1 (en) | Noise filtering an image sequence | |
JP3326827B2 (en) | Noise removal circuit | |
US7330218B2 (en) | Adaptive bidirectional filtering for video noise reduction | |
JP2853298B2 (en) | Television signal processor | |
US8040437B2 (en) | Method and system for analog video noise detection | |
JPH10262160A (en) | Signal-to-noise ratio (s/n)detector and noise reduction device | |
EP0540102A1 (en) | Arrangement for reducing artifacts in video signals | |
EP0772351B1 (en) | Motion detection for interlaced video signals | |
JPH0647036A (en) | Image processing system | |
JP2003530029A (en) | Camera having light modulation removing means | |
JP2002344773A (en) | Device for reducing noise in video signal | |
JPH06121193A (en) | Noise removing circuit | |
WO2001052552A2 (en) | Video signal processing | |
JP2000022991A (en) | Noise reducing device and recording medium where noise reducing program is recorded | |
JP3115047B2 (en) | Image noise reduction circuit | |
JPH04159869A (en) | Noise reduction circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FZDE | Discontinued |