CA2160501A1 - Laminar Stackable Circuit Board Structure and Manufacture - Google Patents

Laminar Stackable Circuit Board Structure and Manufacture

Info

Publication number
CA2160501A1
CA2160501A1 CA2160501A CA2160501A CA2160501A1 CA 2160501 A1 CA2160501 A1 CA 2160501A1 CA 2160501 A CA2160501 A CA 2160501A CA 2160501 A CA2160501 A CA 2160501A CA 2160501 A1 CA2160501 A1 CA 2160501A1
Authority
CA
Canada
Prior art keywords
layers
metallic
vias
board
stackable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2160501A
Other languages
French (fr)
Other versions
CA2160501C (en
Inventor
Jerome Albert Frankeny
Richard Francis Frankeny
Ronald Lann Imken
Keith Allan Vanderlee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2160501A1 publication Critical patent/CA2160501A1/en
Application granted granted Critical
Publication of CA2160501C publication Critical patent/CA2160501C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/462—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar double-sided circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
    • H05K3/445—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits having insulated holes or insulated via connections through the metal core
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4641—Manufacturing multilayer circuits by laminating two or more circuit boards having integrally laminated metal sheets or special power cores
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0175—Inorganic, non-metallic layer, e.g. resist or dielectric for printed capacitor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0179—Thin film deposited insulating layer, e.g. inorganic layer for printed capacitor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0317—Thin film conductor layer; Thin film passive component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0355—Metal foils
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0373—Conductors having a fine structure, e.g. providing a plurality of contact points with a structured tool
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/0929—Conductive planes
    • H05K2201/09309—Core having two or more power planes; Capacitive laminate of two power planes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/096—Vertically aligned vias, holes or stacked vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09718—Clearance holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10378—Interposers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0307—Providing micro- or nanometer scale roughness on a metal surface, e.g. by plating of nodules or dendrites
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Abstract

Method and apparatus for fabricating fine pitch pattern multilayer printed circuit boards involving laminar stackable board layers providing power distribution, signal distribution and capacitive decoupling. In one respect, the invention relates to the fabrication of board layers by beginning with a metallic core, patterning the core, selectively enclosing the core in a dielectric, selectively depositing metal to form vias, plugs and signal lines, and forming dendrites with joining metallurgy on the vias and plugs to provide stackable connection from above or below the plane of the board layer. In another aspect, the invention is directed to the use of a sol-gel process to form a thin high dielectric constant crystalline film onto a metallic sheet followed with a deposition of a metallic layer onto the high dielectric constant film. The film serves as the dielectric of a capacitor layer which is thereafter in succession patterned, covered by a dielectric, and has selectively deposited a metallic layer for interconnecting the capacitor and forming vias. The ends of the vias are thereafter subject to dendritic growth and joining metallurgy to provide stackable interconnection capability. A multilayer composite laminar stackable circuit board structure is created using, as appropriate, layers having metallic cores and layers having capacitively configured cores.
The multilayer laminar stackable circuit board provides direct vertical connection between surface mounted electronic components and the power, signal and capacitive decoupling layers of the composite board through the dendrites and joining metallurgy of the via and plug formations.
CA002160501A 1994-11-21 1995-10-13 Laminar stackable circuit board structure and manufacture Expired - Fee Related CA2160501C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/342,506 1994-11-21
US08/342,506 US5509200A (en) 1994-11-21 1994-11-21 Method of making laminar stackable circuit board structure

Publications (2)

Publication Number Publication Date
CA2160501A1 true CA2160501A1 (en) 1996-05-22
CA2160501C CA2160501C (en) 2001-01-16

Family

ID=23342127

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002160501A Expired - Fee Related CA2160501C (en) 1994-11-21 1995-10-13 Laminar stackable circuit board structure and manufacture

Country Status (6)

Country Link
US (1) US5509200A (en)
JP (1) JP3014310B2 (en)
KR (1) KR100229572B1 (en)
CN (1) CN1051670C (en)
CA (1) CA2160501C (en)
MY (1) MY114181A (en)

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5847327A (en) * 1996-11-08 1998-12-08 W.L. Gore & Associates, Inc. Dimensionally stable core for use in high density chip packages
US5886597A (en) * 1997-03-28 1999-03-23 Virginia Tech Intellectual Properties, Inc. Circuit structure including RF/wideband resonant vias
US6224396B1 (en) 1997-07-23 2001-05-01 International Business Machines Corporation Compliant, surface-mountable interposer
US5977642A (en) * 1997-08-25 1999-11-02 International Business Machines Corporation Dendrite interconnect for planarization and method for producing same
US6300575B1 (en) 1997-08-25 2001-10-09 International Business Machines Corporation Conductor interconnect with dendrites through film
JPH11307689A (en) * 1998-02-17 1999-11-05 Seiko Epson Corp Semiconductor device, semiconductor device board, manufacture of them, and electronic equipment
EP1583407B1 (en) 1998-02-26 2007-05-30 Ibiden Co., Ltd. Multilayer printed wiring board with filled viaholes
US6023029A (en) 1998-03-19 2000-02-08 International Business Machines Corporation Use of blind vias for soldered interconnections between substrates and printed wiring boards
US6026564A (en) * 1998-04-10 2000-02-22 Ang Technologies Inc. Method of making a high density multilayer wiring board
US6720501B1 (en) 1998-04-14 2004-04-13 Formfactor, Inc. PC board having clustered blind vias
JP2000151114A (en) * 1998-11-11 2000-05-30 Sony Corp Multilayer board and manufacture thereof
US6711812B1 (en) * 1999-04-13 2004-03-30 Unicap Electronics Industrial Corporation Method of making metal core substrate printed circuit wiring board enabling thermally enhanced ball grid array (BGA) packages
JP3701138B2 (en) * 1999-04-23 2005-09-28 松下電器産業株式会社 Manufacturing method of electronic parts
WO2000076281A1 (en) 1999-06-02 2000-12-14 Ibiden Co., Ltd. Multilayer printed wiring board and method of manufacturing multilayer printed wiring board
US6441313B1 (en) * 1999-11-23 2002-08-27 Sun Microsystems, Inc. Printed circuit board employing lossy power distribution network to reduce power plane resonances
US6518509B1 (en) * 1999-12-23 2003-02-11 International Business Machines Corporation Copper plated invar with acid preclean
US6565730B2 (en) * 1999-12-29 2003-05-20 Intel Corporation Self-aligned coaxial via capacitors
KR100333627B1 (en) * 2000-04-11 2002-04-22 구자홍 Multi layer PCB and making method the same
US6246312B1 (en) 2000-07-20 2001-06-12 Cts Corporation Ball grid array resistor terminator network
US6388204B1 (en) 2000-08-29 2002-05-14 International Business Machines Corporation Composite laminate circuit structure and methods of interconnecting the same
US7124503B1 (en) * 2000-09-06 2006-10-24 Visteon Global Technologies, Inc. Method for forming multilayer circuit board
US6931723B1 (en) 2000-09-19 2005-08-23 International Business Machines Corporation Organic dielectric electronic interconnect structures and method for making
US6600224B1 (en) * 2000-10-31 2003-07-29 International Business Machines Corporation Thin film attachment to laminate using a dendritic interconnection
JP3857042B2 (en) * 2000-11-27 2006-12-13 富士通テン株式会社 Board structure
US6707145B2 (en) * 2000-12-29 2004-03-16 Intel Corporation Efficient multiple power and ground distribution of SMT IC packages
US6762487B2 (en) 2001-04-19 2004-07-13 Simpletech, Inc. Stack arrangements of chips and interconnecting members
US20030040166A1 (en) * 2001-05-25 2003-02-27 Mark Moshayedi Apparatus and method for stacking integrated circuits
US20030067082A1 (en) * 2001-05-25 2003-04-10 Mark Moshayedi Apparatus and methods for stacking integrated circuit devices with interconnected stacking structure
FR2828890B1 (en) * 2001-08-24 2004-02-13 Itt Mfg Enterprises Inc DEVICE FOR CONTINUOUS DEPOSITION BY ELECTRODEPOSITION AND ELECTRICAL OR ELECTRONIC COMPONENTS MADE OF BAND COMPRISING AN ELECTRODEPOSITION PLATING LAYER
KR100451764B1 (en) * 2001-12-12 2004-10-08 주식회사 하이닉스반도체 Semiconductor device for using the power divider
TWI286826B (en) * 2001-12-28 2007-09-11 Via Tech Inc Semiconductor package substrate and process thereof
US6826830B2 (en) * 2002-02-05 2004-12-07 International Business Machines Corporation Multi-layered interconnect structure using liquid crystalline polymer dielectric
US6770822B2 (en) * 2002-02-22 2004-08-03 Bridgewave Communications, Inc. High frequency device packages and methods
KR100467200B1 (en) * 2002-03-28 2005-01-24 (주) 케이엠씨 테크놀러지 A method of manufacturing for a ceramic microwave power divider used in a telecommunication device
US20040099999A1 (en) * 2002-10-11 2004-05-27 Borland William J. Co-fired capacitor and method for forming ceramic capacitors for use in printed wiring boards
US20040107569A1 (en) * 2002-12-05 2004-06-10 John Guzek Metal core substrate packaging
US7087845B2 (en) * 2003-01-28 2006-08-08 Cmk Corporation Metal core multilayer printed wiring board
JPWO2004068922A1 (en) * 2003-01-31 2006-05-25 富士通株式会社 Multilayer printed circuit board, electronic device, and mounting method
US20040231885A1 (en) * 2003-03-07 2004-11-25 Borland William J. Printed wiring boards having capacitors and methods of making thereof
US6972382B2 (en) * 2003-07-24 2005-12-06 Motorola, Inc. Inverted microvia structure and method of manufacture
US7180186B2 (en) * 2003-07-31 2007-02-20 Cts Corporation Ball grid array package
US6946733B2 (en) * 2003-08-13 2005-09-20 Cts Corporation Ball grid array package having testing capability after mounting
TW201106828A (en) * 2004-02-04 2011-02-16 Ibiden Co Ltd Multilayer printed wiring board
JP2006041378A (en) * 2004-07-29 2006-02-09 Toshiba Corp Multilayer printed circuit board, manufacturing method thereof, and electronic device
US7523549B1 (en) 2005-04-15 2009-04-28 Magnecomp Corporation Dimensionally stabilized flexible circuit fabrication method and product
USRE45637E1 (en) 2005-08-29 2015-07-28 Stablcor Technology, Inc. Processes for manufacturing printed wiring boards
CN101385403B (en) * 2006-02-09 2012-08-08 日立化成工业株式会社 Method for manufacturing multilayer wiring board
JP2007268975A (en) * 2006-03-31 2007-10-18 Fujifilm Corp Image forming apparatus
US8203080B2 (en) 2006-07-14 2012-06-19 Stablcor Technology, Inc. Build-up printed wiring board substrate having a core layer that is part of a circuit
US8047156B2 (en) * 2007-07-02 2011-11-01 Hewlett-Packard Development Company, L.P. Dice with polymer ribs
CN101351088B (en) * 2007-07-17 2010-06-23 欣兴电子股份有限公司 Inside imbedded type line structure and technique thereof
US8104171B2 (en) * 2008-08-27 2012-01-31 Advanced Semiconductor Engineering, Inc. Method of fabricating multi-layered substrate
KR101018109B1 (en) * 2009-08-24 2011-02-25 삼성전기주식회사 Multilayer circuit board and manufacturing method thereof
KR101069893B1 (en) 2009-11-23 2011-10-05 삼성전기주식회사 Method of manufacturing core substrate and manufacturing method for printed circuit board thereof using the same
RU2529625C2 (en) 2010-01-19 2014-09-27 Дзе Борд Оф Риджентс Оф Дзе Юниверсити Оф Техас Систем Devices and systems for generating high-frequency shock waves and methods for use thereof
US9443834B2 (en) * 2010-09-02 2016-09-13 Micron Technology, Inc. Back-to-back solid state lighting devices and associated methods
JP5533596B2 (en) * 2010-11-25 2014-06-25 富士通株式会社 Printed wiring board manufacturing method, printed wiring board, and electronic device
US11865371B2 (en) 2011-07-15 2024-01-09 The Board of Regents of the University of Texas Syster Apparatus for generating therapeutic shockwaves and applications of same
JP6232792B2 (en) 2013-07-17 2017-11-22 日亜化学工業株式会社 Light emitting device
US9332632B2 (en) 2014-08-20 2016-05-03 Stablcor Technology, Inc. Graphene-based thermal management cores and systems and methods for constructing printed wiring boards
WO2016183307A1 (en) 2015-05-12 2016-11-17 Soliton, Inc. Methods of treating cellulite and subcutaneous adipose tissue
WO2017154167A1 (en) * 2016-03-10 2017-09-14 三井金属鉱業株式会社 Multilayer laminate plate and production method for multilayered printed wiring board using same
US10356906B2 (en) 2016-06-21 2019-07-16 Abb Schweiz Ag Method of manufacturing a PCB including a thick-wall via
TWI742110B (en) 2016-07-21 2021-10-11 美商席利通公司 Rapid pulse electrohydraulic (eh) shockwave generator apparatus with improved electrode lifetime and method of producing compressed acoustic wave using same
CA3053796A1 (en) 2017-02-19 2018-08-23 Soliton, Inc. Selective laser induced optical breakdown in biological medium
US11876312B2 (en) 2020-10-02 2024-01-16 Cellink Corporation Methods and systems for terminal-free circuit connectors and flexible multilayered interconnect circuits
KR20230074582A (en) * 2020-10-02 2023-05-30 셀링크 코포레이션 Forming Connections to Flexible Interconnect Circuits

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1541719A (en) * 1967-07-17 1968-10-11 Csf integrated magnetic elements with a laminated structure
DE1924775B2 (en) * 1969-05-14 1971-06-09 METHOD OF MANUFACTURING A CIRCUIT BOARD
JPS5738198A (en) * 1980-08-20 1982-03-02 Nippon Filing Seizo Kk Housing shelf device
US4835656A (en) * 1987-04-04 1989-05-30 Mitsubishi Mining And Cement Co., Ltd. Multi-layered ceramic capacitor
US4830704A (en) * 1988-01-29 1989-05-16 Rockwell International Corporation Method of manufacture of a wiring board
US5137461A (en) * 1988-06-21 1992-08-11 International Business Machines Corporation Separable electrical connection technology
US5121299A (en) * 1989-12-29 1992-06-09 International Business Machines Corporation Multi-level circuit structure utilizing conductive cores having conductive protrusions and cavities therein
US5157477A (en) * 1990-01-10 1992-10-20 International Business Machines Corporation Matched impedance vertical conductors in multilevel dielectric laminated wiring
US5280414A (en) * 1990-06-11 1994-01-18 International Business Machines Corp. Au-Sn transient liquid bonding in high performance laminates
US5298685A (en) * 1990-10-30 1994-03-29 International Business Machines Corporation Interconnection method and structure for organic circuit boards
US5129142A (en) * 1990-10-30 1992-07-14 International Business Machines Corporation Encapsulated circuitized power core alignment and lamination
JP3019541B2 (en) * 1990-11-22 2000-03-13 株式会社村田製作所 Wiring board with built-in capacitor and method of manufacturing the same
US5055966A (en) * 1990-12-17 1991-10-08 Hughes Aircraft Company Via capacitors within multi-layer, 3 dimensional structures/substrates
JP2636537B2 (en) * 1991-04-08 1997-07-30 日本電気株式会社 Manufacturing method of printed wiring board
US5146674A (en) * 1991-07-01 1992-09-15 International Business Machines Corporation Manufacturing process of a high density substrate design
US5279711A (en) * 1991-07-01 1994-01-18 International Business Machines Corporation Chip attach and sealing method
US5205740A (en) * 1991-12-13 1993-04-27 International Business Machines, Corp. Super connector for connecting flat ribbon cables
JPH06232558A (en) * 1993-02-04 1994-08-19 Toshiba Corp Manufacture of multilayer printed wiring board
US5363275A (en) * 1993-02-10 1994-11-08 International Business Machines Corporation Modular component computer system

Also Published As

Publication number Publication date
CA2160501C (en) 2001-01-16
CN1051670C (en) 2000-04-19
US5509200A (en) 1996-04-23
CN1123514A (en) 1996-05-29
KR960020643A (en) 1996-06-17
KR100229572B1 (en) 1999-11-15
JPH08213754A (en) 1996-08-20
JP3014310B2 (en) 2000-02-28
MY114181A (en) 2002-08-30

Similar Documents

Publication Publication Date Title
CA2160501A1 (en) Laminar Stackable Circuit Board Structure and Manufacture
MY121571A (en) Laminar stackable circuit board structure with capacitor
US4528072A (en) Process for manufacturing hollow multilayer printed wiring board
US6902869B2 (en) Manufacturing methods for printed circuit boards
DE19626977A1 (en) Thin film multilayer wiring board and its manufacture
CA2114954A1 (en) Process for producing printed circuit boards using a semi-finished product with extremely dense wiring for signal conduction
MY122378A (en) Method for producing vias in the manufacture of printed circuit boards
EP1699279A3 (en) Multilayer printed wiring board and method for producing the same
EP1194021A3 (en) Method of producing multilayer printed wiring board and multilayer printed wiring board
SE468576B (en) CIRCUIT BOARD WITH LATERAL MANAGEMENT PATTERNS AND SHIELDED AREA AND PROCEDURE FOR ITS PREPARATION
EP0282625A3 (en) Method for producing rigid-type multilayer printed wiring board
JPH022317B2 (en)
US5526564A (en) Method of manufacturing a multilayered printed wiring board
JPH04283992A (en) Manufacture of printed circuit board
CN114554712A (en) Circuit board and manufacturing method thereof
US20030113669A1 (en) Method of fabricating passive device on printed circuit board
US7080448B2 (en) PCB with inlaid outer-layer circuits and production methods thereof
EP0713358A2 (en) Circuit board
KR100272053B1 (en) Printed wiring board and manufacturing method thereof
JPS59175796A (en) Method of producing multilayer printed circuit board
WO1993005631A1 (en) Power electronics substrate and process for making it
KR100259081B1 (en) Multilayer metal line substrate and method for fabricating the same
WO2000046837B1 (en) Improved circuit board manufacturing process
JP2001230508A (en) Via hole of strip line structure and its manufacturing method
CN1323155A (en) Circuit board resin material laminating method

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed