CA2177728A1 - Procede de verrouillage de phase et boucle appliquant ce procede - Google Patents

Procede de verrouillage de phase et boucle appliquant ce procede

Info

Publication number
CA2177728A1
CA2177728A1 CA2177728A CA2177728A CA2177728A1 CA 2177728 A1 CA2177728 A1 CA 2177728A1 CA 2177728 A CA2177728 A CA 2177728A CA 2177728 A CA2177728 A CA 2177728A CA 2177728 A1 CA2177728 A1 CA 2177728A1
Authority
CA
Canada
Prior art keywords
signal
phase
frequency correction
frequency
loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2177728A
Other languages
English (en)
Other versions
CA2177728C (fr
Inventor
Jean-Pierre Bouzidi
Joseph Ropars
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Original Assignee
Alcatel CIT SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA filed Critical Alcatel CIT SA
Publication of CA2177728A1 publication Critical patent/CA2177728A1/fr
Application granted granted Critical
Publication of CA2177728C publication Critical patent/CA2177728C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop

Abstract

L'invention concerne le verrouillage de la phase d'un signal de sortie (Ys) par rapport à un signal d'entrée (Ye). Un premier signal de correction de fréquence (Yr1) est obtenu par intégration d'un signal représentatif d'un écart de ladite phase par rapport à une référence définie par le signal d'entrée . Puis il coopère avec un deuxième signal de correction de fréquence (Yr2) pour corriger la fréquence d'un oscillateur (VC0) fournissant le signal de sortie. Ce deuxième signal de correction de fréquence est obtenu avec l'aide d'un signal de réglage (Yg) par intégration d'un écart du premier signal de correction de fréquence (Yr1) par rapport à ce signal de réglage. Ce dernier peut lui-même être obtenu par intégration d'un écart de fréquence .
L'invention s'applique notamment aux systèmes de télécommunications.
CA002177728A 1995-05-31 1996-05-29 Procede de verrouillage de phase et boucle appliquant ce procede Expired - Fee Related CA2177728C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9506458A FR2734967B1 (fr) 1995-05-31 1995-05-31 Procede de verrouillage de phase et boucle appliquant ce procede
FR9506458 1995-05-31

Publications (2)

Publication Number Publication Date
CA2177728A1 true CA2177728A1 (fr) 1996-12-01
CA2177728C CA2177728C (fr) 1999-06-15

Family

ID=9479541

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002177728A Expired - Fee Related CA2177728C (fr) 1995-05-31 1996-05-29 Procede de verrouillage de phase et boucle appliquant ce procede

Country Status (6)

Country Link
US (1) US5684844A (fr)
EP (1) EP0746110B1 (fr)
CA (1) CA2177728C (fr)
DE (1) DE69617528T2 (fr)
ES (1) ES2168450T3 (fr)
FR (1) FR2734967B1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5804831A (en) * 1997-05-15 1998-09-08 Casco Products Corporation Liquid level sensor for use in a hot, pressurized liquid
US6172571B1 (en) 1998-07-28 2001-01-09 Cypress Semiconductor Corp. Method for reducing static phase offset in a PLL
WO2007066818A1 (fr) * 2005-12-09 2007-06-14 Sony Corporation Dispositif et procede d’edition musicale
US7777541B1 (en) 2006-02-01 2010-08-17 Cypress Semiconductor Corporation Charge pump circuit and method for phase locked loop

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4297728A (en) * 1979-04-06 1981-10-27 Lowe Virgil L Charged coupled device time base corrector system
US4404530A (en) * 1980-10-22 1983-09-13 Data General Corporation Phase locked loop with compensation for loop phase errors
DE3407582A1 (de) * 1984-03-01 1985-09-05 Dornier System Gmbh, 7990 Friedrichshafen Schaltungsanordnung fuer einen regelkreis
US4745371A (en) * 1985-08-02 1988-05-17 Libera Developments Limited Phase-locked digital synthesizer
US4686689A (en) * 1986-07-24 1987-08-11 Graham-Patten Systems, Inc. Phase-locked loop circuit
US5319680A (en) * 1991-09-03 1994-06-07 The Whitaker Corporation Phase locked loop synchronization system for use in data communications
US5570398A (en) * 1994-05-02 1996-10-29 Seagate Technology, Inc. Method and apparatus for dynamic pole-zero reconfiguration for use with hard disc drive servos, electronic filters and other circuits

Also Published As

Publication number Publication date
EP0746110B1 (fr) 2001-12-05
EP0746110A1 (fr) 1996-12-04
DE69617528T2 (de) 2002-08-01
DE69617528D1 (de) 2002-01-17
FR2734967A1 (fr) 1996-12-06
US5684844A (en) 1997-11-04
CA2177728C (fr) 1999-06-15
FR2734967B1 (fr) 1997-07-04
ES2168450T3 (es) 2002-06-16

Similar Documents

Publication Publication Date Title
FI871245A (fi) Stabiliseringskrets foer en digital faslaost slinga.
JPH11327496A (ja) 表示装置
AU7051487A (en) Digital phase locked loop stabilization circuitry using a secondary digital phase locked loop
FI76904C (fi) Integredad krets foer faergavkodaren av en televisionsmottagare.
CA2177728A1 (fr) Procede de verrouillage de phase et boucle appliquant ce procede
US3958269A (en) Color subcarrier frequency comparator
EP0827965A3 (fr) Synthèse de 9-déoxo-9a-aza 11,12-déoxy-9a-méthyl-9a-homoérythromycin A 11,12-hydrogenorthoborate dihydrate
JPH02215215A (ja) アナログフィルタの自動調整回路
US4942374A (en) Phase-locked loop type synthesizer having modulation function
FR2379215A1 (fr) Circuit dont une premiere partie est incorporee a un corps semi-conducteur integre monolithique
JP2751297B2 (ja) オートホワイトバランス回路
US5542114A (en) Radio receiver for suppressing frequency drift in an intermediate frequency stage
EP0924861A3 (fr) Boucle à verrouillage de retard et procédé de fonctionnement associé
FI79636C (fi) En baervaogsreglerande koppling av en foer en radiotelefonanordning avsedd fm-syntetisator.
FR2527861A1 (fr) Oscillateur regle en tension
US4642574A (en) Digital quartz-stabilized FM discriminator
FR2507044A1 (fr) Systeme de prevention du verrouillage de l'accord precis automatique
KR0165380B1 (ko) Pal 방식의 칼라 전하 결합 소자 카메라
FR2422293A1 (fr) Montage recepteur comprenant un synthetiseur de frequence pour appareil recepteur de radiodiffusion, television ou equivalent
JP2519824B2 (ja) 白バランス調整装置
JPH09163179A (ja) 水平同期回路
JP2589126B2 (ja) デジタルテレビジョン受像機の色信号処理回路
JPH09163180A (ja) 水平同期回路
US4084177A (en) Secam subcarrier generator
JPS6317274B2 (fr)

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed