CA2208521A1 - Method and device for error control in video compression - Google Patents
Method and device for error control in video compressionInfo
- Publication number
- CA2208521A1 CA2208521A1 CA002208521A CA2208521A CA2208521A1 CA 2208521 A1 CA2208521 A1 CA 2208521A1 CA 002208521 A CA002208521 A CA 002208521A CA 2208521 A CA2208521 A CA 2208521A CA 2208521 A1 CA2208521 A1 CA 2208521A1
- Authority
- CA
- Canada
- Prior art keywords
- error
- bit
- macroblocks
- packet
- macroblock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
- H04N19/89—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving methods or arrangements for detection of transmission errors at the decoder
- H04N19/895—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving methods or arrangements for detection of transmission errors at the decoder in combination with error concealment
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
- H04N19/89—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving methods or arrangements for detection of transmission errors at the decoder
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/70—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by syntax aspects related to video coding, e.g. related to compression standards
Abstract
The present invention provides a method (200) and device (300) for error control of a video compressed sequence in which error protection for both random and burst channel errors is provided. The error control syntax (100) applies a fixed length packet synchronization system to variable length coded compressed video data, which provides the capability to limit error propagation within the decoded video bit stream. The fixed length packet control information provides information to decode compressed video data in both forward and reverse directions to allow for the recovery of correctly decoded video data within a decoded frame after long bursts of channel errors while reducing the overhead for error control. The error control method also provides video error detection which may be used for error concealment.
Description
CA 02208~21 1997-06-23 W O 97/15888 PCTrUS96/14144 METHOD AND DEVICE FOR ERROR CONTROL IN VIDEO COMPRESSION
Field of the Invention This invention relates generally to video compression transmission, and more specifically to error control for robust transmission of video compressed sequences over error prone channels.
Background of the Invention The transmission of video compressed bit streams over error prone l5 channels is a difficult problem because the normal compression process, for example, the H.261 and MPEG1 video compression standards, makes the transmitted bitstream more sensitive to bit errors than the video sequence prior to compression. For example, the normal use of entropy encoding within a video compression algorithm results in variable length code (VLC) 20 sequences in which the bitstream contains self synchronization for the coded word boundaries. A single bit error within a variable length coded bit stream typically causes the loss of the coded word boundary synchronization, and therefore the loss of information to the decoder.
CA 02208~21 1997-06-23 Current video compression standards, such H.261 and MPEG1, provide very limited error protection. The typical solution to resynchronization of lost VLCs is to break up a frame into slices (MPEG1 ) or Groups of Blocks (GOB - H.261 /H.263). In both of these cases, 5 resynchronization words, detected by auto-correlation, are placed at the beginning of variable length macroblock sequences which may occur at any point in the bit stream. As such, very long resynchronization words, which can not be produced from the VLC tables, are required. These resynchronization words are, therefore, inefficient from a compression 10 standpoint. In addition, they have very poor auto-correlation properties, and therefore perform poorly under error prone channel conditions. Other methods of error control within these standards include the use of the (511,492) BCH code for H.261. This level of error protection is adequate for the low random bit error rates (BER) found on standard phone lines or ISDN
15 channels, but can not provide sufficient error control over RF channel conditions having high random BER conditions plus error bursts of 20ms or longer. Such conditions exist in systems such as cellular telephone networks, motivating the need for robust video bitstreams for transmission of video information in those environments.
Brief Description of the Drawings CA 02208C,21 1997-06-23 FIG. 1 is a diagrammatic representation of the bitstream syntax required for error control in accordance with the present invention.
FIG. 2 is a flow chart of a preferred embodiment of steps of a method 5 in accordance with the present invention.
FIG. 3 is a block diagram of one preferred embodiment of a device in accordance with the present invention.
I() Detailed Description of a Preferred Embodiment The present invention provides a reliable error control method for the transmission of video compressed bit streams over an error prone channel.
15 The method is designed to provide error control for video compression schemes which use a motion compensated prediction, macroblock-based approach, and is characterized by the followina, capabilities:
1. Provides both random and burst error protection.
Field of the Invention This invention relates generally to video compression transmission, and more specifically to error control for robust transmission of video compressed sequences over error prone channels.
Background of the Invention The transmission of video compressed bit streams over error prone l5 channels is a difficult problem because the normal compression process, for example, the H.261 and MPEG1 video compression standards, makes the transmitted bitstream more sensitive to bit errors than the video sequence prior to compression. For example, the normal use of entropy encoding within a video compression algorithm results in variable length code (VLC) 20 sequences in which the bitstream contains self synchronization for the coded word boundaries. A single bit error within a variable length coded bit stream typically causes the loss of the coded word boundary synchronization, and therefore the loss of information to the decoder.
CA 02208~21 1997-06-23 Current video compression standards, such H.261 and MPEG1, provide very limited error protection. The typical solution to resynchronization of lost VLCs is to break up a frame into slices (MPEG1 ) or Groups of Blocks (GOB - H.261 /H.263). In both of these cases, 5 resynchronization words, detected by auto-correlation, are placed at the beginning of variable length macroblock sequences which may occur at any point in the bit stream. As such, very long resynchronization words, which can not be produced from the VLC tables, are required. These resynchronization words are, therefore, inefficient from a compression 10 standpoint. In addition, they have very poor auto-correlation properties, and therefore perform poorly under error prone channel conditions. Other methods of error control within these standards include the use of the (511,492) BCH code for H.261. This level of error protection is adequate for the low random bit error rates (BER) found on standard phone lines or ISDN
15 channels, but can not provide sufficient error control over RF channel conditions having high random BER conditions plus error bursts of 20ms or longer. Such conditions exist in systems such as cellular telephone networks, motivating the need for robust video bitstreams for transmission of video information in those environments.
Brief Description of the Drawings CA 02208C,21 1997-06-23 FIG. 1 is a diagrammatic representation of the bitstream syntax required for error control in accordance with the present invention.
FIG. 2 is a flow chart of a preferred embodiment of steps of a method 5 in accordance with the present invention.
FIG. 3 is a block diagram of one preferred embodiment of a device in accordance with the present invention.
I() Detailed Description of a Preferred Embodiment The present invention provides a reliable error control method for the transmission of video compressed bit streams over an error prone channel.
15 The method is designed to provide error control for video compression schemes which use a motion compensated prediction, macroblock-based approach, and is characterized by the followina, capabilities:
1. Provides both random and burst error protection.
2() 2. Provides frame loss protection.
3. Limits loss of VLC synchronization, which requires that error propagation beyond a channel error burst be curtailed.
4. Provides video error detection so as to allow error concealment techniques to be applied.
CA 02208~21 1997-06-23 W O 97/15888 PCT~US96tl4144 5. Accomplishes the above goals in a very efficient manner, so as to reduce the required error control overhead.
This method provides a synchronous (fixed length) format for 5 transmitting packets of video data. This reduces the packet synchronization requirement to a frame synchronization problem. As such, packet boundaries and associated control information can be located relative to frame sync words, and a packet requires no additional synchronization overhead. In the present invention, the use of embedded synchronization 10 words to provide VLC synchronization is avoided. This is because fairly long sync words would be necessary to reduce the probability of false detection of sync words. Such words would require a minimum distance from all medium to long VLG code words, and also have to satisfy certain autocorrelation criteria. The GOB and slice synchronization words of the 15 H.261 and MPEG1 standards do not fulfill these criteria, and are also very inefficient.
A diagrammatic representation of an error robust bitstream syntax in accordance with the present invention is shown in FIG. 1, numeral 100. In 20 (102) more than two N bit packets of video information from one frame of video are shown. Picture (frame) header information, which contains information required for decoding the frame plus a frame synchronization word, or picture start code, is transmitted twice per frame, separated by N
-CA 02208~21 1997-06-23 W O 97/15888 PCT~US96/14144 bits, where N is a predetermined positive integer, to provide frame loss protection. If the first picture header is lost, then the second header providescritical frame information. The two Picture Headers are distinguished by a single bit ID at the end of the picture start code. The number of bits in a 5 packet, N, is determined according to a desired trade-off between error control overhead and error detection properties. Two representative values for N at target video transmission rates of 24 kilobits/sec and 48 kilobits/sec are N=512, and N=768, respectively.
At the beginning of each packet is packet control information, which consists of four control words: Absolute Count (AC), Relative Address (AD), Absolute Quantization Parameter (QP), and Absolute Motion Vector (MV).
The location of this information is fixed relative to the Picture Header.
Therefore, after frame synchronization is achieved, the location of all of the lS packet control information within the frame is known.
Utilization of a fixed length packet for variable length video macroblocks results in a variable number of video macroblocks within a packet. As a result, the last macroblock of one packet may overflow into the 20 next packet. The relative address (AD) in bytes from the end of the control words at the end of the current packet to the start of the first complete macroblock is provided in the packet control information. Since the relative address is rounded off to byte resolution, there will be an average of 4 bits left over within a packet as byte roundoff. These bits are used in a variable CA 02208~21 1997-06-23 W O 97/lS888 PCT~US96/141~4 length error detection code word, CRC, seen in the middle of one bit packet in (104). More information regarding the use of this code word is provided later.
S In order to halt the propagation of VLC synchronization loss, all information required to resynchronize the decoder must be provided at the start of each packet. As such, all information which is differentially encoded must be coded with an absolute value and provided at packet boundaries.
This method provides control information for macroblocks which have a certain quantization associated with them, for example, the quantization of Discrete Cosine Transform (DCT) coefficients in a transform of the macroblock. The absolute value of the differentially coded quantization parameter for the last macroblock in the previous packet is coded as QP. If the previous packet is lost, the quantization value for the first MB of the current packet is equal to QP plus the differential quantization parameter for this first MB. Assignment of the QP in this manner also provides an efficient mechanism for allowing reverse decoding to occur, as explained below. In addition, the absolute (non-predicted) value of the Motion Vectors are coded at packet boundaries (MV). Differential MVs are also encoded in the normal fashion within the macroblock data so that the backward reading of data described below may be accomplished. Finally, the count of the first macroblock (AC) starting at the relative address (AD) location of the packet is provided. This allows for the appropriate relocation of the recovered macroblocks within the decoded frame.
CA 02208~21 1997-06-23 The lower bitstream within FIG. 1, (104), shows the bitstream syntax of a single packet. In this figure, a representative group of macroblocks are shown for demonstration purposes. These macroblocks are numbered 1 S though 7. As shown on the right side7 macroblock 7 (MB7,) is split between the end of the current packet and the start of the next. Another aspect of the syntax is that the macroblocks within a packet are divided in half and bit encoded in the forward direction for the front half of the packet and backward encoded (each macroblock is bit reversed) in the second half of 10 the packet. This further limits the loss of VLC synchronization period by providing two states within a packet in which decoding can be initiated. That is, instead of using the packet control information to reinitialize the decoder after lost VLC synchronization just once per packet in the forward direction, the above syntax uses each packet control point twice (resetting the IS decoding process twice per packet control word), by initiating decoding in both the forward and reverse directions from the packet control information.
If a channel error causes loss of VLC synchronization, say in MB3, then MB1 and MB2 will be recovered and the rest of the frame will be temporarily lost.
However, after reinitializing the decoder at the end of the packet, MB5-MB7 20 may be recovered by decoding in reverse bit order from the known state at the packet boundary. If only conventional forward encoding of each macroblock were used, then MB3-MB7 would all be lost.
- - -CA 02208~21 1997-06-23 W O 97/15888 PCT~US96/14144 Loss of VLC synchronization can be reliably ascertained by detection of an improper variable length decoded word (VLD) at the decoder, or the detection of a parameter out of range. Detection of out of range packet control information is also used. In addition, at the end of the macroblock S coding at the center of the packet, a check is made if both the forward and backward encoded streams meet correctly. To further improve packet error detection, a cyclic redundancy check (CRC) code word is placed at the center of the packet. The CRC word uses the remaining bits after rounding the starting address of the first macroblock to a byte resolution, and is 10 variable in length. The Hamming (511, 502) BCH code is used for error detection. The CRC word (bO-b8) is truncated to the number of bits available within the N bit packet after rounding to the nearest byte of the location of the first macroblock designated by address value AD.
The convention for choosing the middle point for the forward/backward coding approach is based on the absolute count of the first macroblock in the N bit packet (MB_A), and the absolute count of the last macroblock in the packet (MB_B). In this approach, the middle macroblock number (MB_MID) (which is the last macroblock in the packet 20 coded in the forward direction) is given by:
(MB B- MB A) MB_ MID = MB_ A + - 2 CA 02208~21 1997-06-23 W O 97/15888 PCT~US96/14144 where the division is assumed to be integer division. An example of control information parameter values based upon FIG. 1, numeral 100, is:
AC-first packet = 1 AC-second packet = 8 S MB_MID = 1 + (7-1)/2 = 4 AD = 5 bytes For an MB7 carry over into the next packet of 36 bits, then the extra bits available for the CRC word are 5x8-36=4 bits.
I() The overhead of the above error control is 24 + CElL(log(N/8) bits for the packet control information and an average of 4 bits for CRC per N bit packet. The function CElL(log(N/8)) is the number of bits needed to represent a relative address in bytes, having a maximum of N bits and rounded up to the nearest integer. This figure is 6 for N=512, for example, IS leading to an overhead of 30 bits for error control words. A representative example of 38 bits is typically used for the second picture start code and header information (initial quantization parameters, temporal references, and picture type information), sent with Picture Header 2 at bit 2N. At 24 kilobits/sec, and N=512, for a frame rate of 11 frames/second (fps), which is 2() typical for a moderate motion sequence at this bit rate, this is approximately 1914 bits/sec or a 7.9% overhead. For comparison, the H.263 standard uses a variable length GOB structure with a 17 bit Group of Block Start Code, plus 14 bits of other overhead for macroblock addressing and quantization. The H.263 GOB layer overhead at 11fps is 3069 bits/sec or 12.8%. This is 1.6 -CA 02208~21 1997-06-23 WO 97115888 PCT~US96/14144 times the overhead of the present invention, and does not include any CRC
protection. In addition, the control information provided by H.263 does not offer the same potential resynchronization capabilities provided by the present method which includes backward decoding and two picture headers S per frame.
FIG. 2, numeral 200, is a flow diagram of one preferred embodiment of a method in accordance with the present invention. This figure shows a chronological placement of control words in the compressed bitstream.
10 Each of these control words is either placed in the output bitstream in accordance with the diagram, or bypassed as shown. The placement of these control words is controlled by a multiplexing scheme described in more particularity above. The components of this error control method include techniques or control words in the encoder consisting of: a bit 15 reversal applied to bits from macroblocks in the second half of a bit packet in accordance with the present method (202); a picture header consisting of a first picture start code or a second picture start code and appropriate frame header information (204); an absolute count of the first macroblock of the next bit packet in the compressed bitstream (206); a relative address in 20 bytes from the end of the control words at the end of the current packet to the start of the next complete macroblock in the bitstream (208); an absolute quantization parameter value of the last macrobiock in the present bit packet (210); an absolute motion vector value of the last macroblock in the present packet (212); and, an error control check word, such as a CRC code word, CA 02208~21 1997-06-23 for detecting errors in the present packet (214). In the decoder, a demultiplex operation is applied along with decoding of the compressed bitstream, which has been encoded in both the forward and backward directions, as described in more particularity above, followed by an error 5 detection operation (216). The result of the error control information provided to the decoder is the detection of errors which may be categorized according to (218): loss of entropy coding synchronization; erroneous AC
code word; CRC error; invalid coding parameters; and variable length decoder (VLD) error. These error flags may be passed to an appropriate lO error concealment scheme to permit recovery of the video data before display in the decoder.
FIG. 3, numeral 300, is a block diagram of one preferred embodiment of a device in accordance with the present invention. In the encoder, the 15 error control information utilized by this device is computed by a bit packet controller (330) coupled to the compressed bitstream, a block-based bit reverser (316), and a multiplexer (314). The error control information is provided to the multiplexer (314) through inputs from the bit packet controller which generates the following control words: picture headers (302);
20 absolute count, AC, of next macroblock in the bistream (304); relative address, AD, of the next macroblock in the bitstream in bytes (306); absolute quantization parameter value, QP, of the last macroblock in a present packet of bits (308), absolute motion vector, MV, associated with the last macroblock in the present packet of bits (310); and a check word, CRC, CA 02208~21 1997-06-23 providing error detection capabilities for the present packet of bits (312).
The multiplexer (314) is coupled to input from the compressed bitstream, the bit packet controller (330), and the output of a block-based bit reversal unit (316) which is also coupled to the compressed bitstream and bit packet S controller for reversing the order of macroblocks which are designated as backwards encoded macroblocks. In the decoder, a demultiplexer (318) removes the appropriate bits and passes them to another block-based bit reversal unit (322), as directed by a control unit (332), and subsequently to a decoder unit (324), or directly to a decoder unit (320). Error detection is 10 performed by an error detector (326) which is coupled to input from the demultiplexer (318), and both forward and backward block decoders, (320) and (324). The error detector (326) utilizes the control information, and the decoded bitstreams to signal the presence of specific errors. These errors are subsequently reported by an error report unit (328), and include: loss of 15 entropy coding synchronization, errors in the AC due to a decreasing count, CRC errors, any other invalid coding parameters detected. and variable length decoder (VLD) errors. This information may subsequently be passed onto other devices for the purpose of error concealment.
The method and device may be selected to be embodied in least one of: A) an application specific integrated circuit; B) a field programmable gate array; and C) a microprocessor; and D) a computer-readable memory;
arranged and configured to determine the first modified received signal CA 02208~21 1997-06-23 having minimized distortion and interference in accordance with the scheme described in greater detail above.
Although exemplary embodiments are described above, it will be 5 obvious to those skilled in the art that many alterations and modifications may be made without departing from the invention. Accordingly, it is intended that all such alterations and modifications be included within the spirit and scope of the invention as defined in the appended claims.
We Claim:
CA 02208~21 1997-06-23 W O 97/15888 PCT~US96tl4144 5. Accomplishes the above goals in a very efficient manner, so as to reduce the required error control overhead.
This method provides a synchronous (fixed length) format for 5 transmitting packets of video data. This reduces the packet synchronization requirement to a frame synchronization problem. As such, packet boundaries and associated control information can be located relative to frame sync words, and a packet requires no additional synchronization overhead. In the present invention, the use of embedded synchronization 10 words to provide VLC synchronization is avoided. This is because fairly long sync words would be necessary to reduce the probability of false detection of sync words. Such words would require a minimum distance from all medium to long VLG code words, and also have to satisfy certain autocorrelation criteria. The GOB and slice synchronization words of the 15 H.261 and MPEG1 standards do not fulfill these criteria, and are also very inefficient.
A diagrammatic representation of an error robust bitstream syntax in accordance with the present invention is shown in FIG. 1, numeral 100. In 20 (102) more than two N bit packets of video information from one frame of video are shown. Picture (frame) header information, which contains information required for decoding the frame plus a frame synchronization word, or picture start code, is transmitted twice per frame, separated by N
-CA 02208~21 1997-06-23 W O 97/15888 PCT~US96/14144 bits, where N is a predetermined positive integer, to provide frame loss protection. If the first picture header is lost, then the second header providescritical frame information. The two Picture Headers are distinguished by a single bit ID at the end of the picture start code. The number of bits in a 5 packet, N, is determined according to a desired trade-off between error control overhead and error detection properties. Two representative values for N at target video transmission rates of 24 kilobits/sec and 48 kilobits/sec are N=512, and N=768, respectively.
At the beginning of each packet is packet control information, which consists of four control words: Absolute Count (AC), Relative Address (AD), Absolute Quantization Parameter (QP), and Absolute Motion Vector (MV).
The location of this information is fixed relative to the Picture Header.
Therefore, after frame synchronization is achieved, the location of all of the lS packet control information within the frame is known.
Utilization of a fixed length packet for variable length video macroblocks results in a variable number of video macroblocks within a packet. As a result, the last macroblock of one packet may overflow into the 20 next packet. The relative address (AD) in bytes from the end of the control words at the end of the current packet to the start of the first complete macroblock is provided in the packet control information. Since the relative address is rounded off to byte resolution, there will be an average of 4 bits left over within a packet as byte roundoff. These bits are used in a variable CA 02208~21 1997-06-23 W O 97/lS888 PCT~US96/141~4 length error detection code word, CRC, seen in the middle of one bit packet in (104). More information regarding the use of this code word is provided later.
S In order to halt the propagation of VLC synchronization loss, all information required to resynchronize the decoder must be provided at the start of each packet. As such, all information which is differentially encoded must be coded with an absolute value and provided at packet boundaries.
This method provides control information for macroblocks which have a certain quantization associated with them, for example, the quantization of Discrete Cosine Transform (DCT) coefficients in a transform of the macroblock. The absolute value of the differentially coded quantization parameter for the last macroblock in the previous packet is coded as QP. If the previous packet is lost, the quantization value for the first MB of the current packet is equal to QP plus the differential quantization parameter for this first MB. Assignment of the QP in this manner also provides an efficient mechanism for allowing reverse decoding to occur, as explained below. In addition, the absolute (non-predicted) value of the Motion Vectors are coded at packet boundaries (MV). Differential MVs are also encoded in the normal fashion within the macroblock data so that the backward reading of data described below may be accomplished. Finally, the count of the first macroblock (AC) starting at the relative address (AD) location of the packet is provided. This allows for the appropriate relocation of the recovered macroblocks within the decoded frame.
CA 02208~21 1997-06-23 The lower bitstream within FIG. 1, (104), shows the bitstream syntax of a single packet. In this figure, a representative group of macroblocks are shown for demonstration purposes. These macroblocks are numbered 1 S though 7. As shown on the right side7 macroblock 7 (MB7,) is split between the end of the current packet and the start of the next. Another aspect of the syntax is that the macroblocks within a packet are divided in half and bit encoded in the forward direction for the front half of the packet and backward encoded (each macroblock is bit reversed) in the second half of 10 the packet. This further limits the loss of VLC synchronization period by providing two states within a packet in which decoding can be initiated. That is, instead of using the packet control information to reinitialize the decoder after lost VLC synchronization just once per packet in the forward direction, the above syntax uses each packet control point twice (resetting the IS decoding process twice per packet control word), by initiating decoding in both the forward and reverse directions from the packet control information.
If a channel error causes loss of VLC synchronization, say in MB3, then MB1 and MB2 will be recovered and the rest of the frame will be temporarily lost.
However, after reinitializing the decoder at the end of the packet, MB5-MB7 20 may be recovered by decoding in reverse bit order from the known state at the packet boundary. If only conventional forward encoding of each macroblock were used, then MB3-MB7 would all be lost.
- - -CA 02208~21 1997-06-23 W O 97/15888 PCT~US96/14144 Loss of VLC synchronization can be reliably ascertained by detection of an improper variable length decoded word (VLD) at the decoder, or the detection of a parameter out of range. Detection of out of range packet control information is also used. In addition, at the end of the macroblock S coding at the center of the packet, a check is made if both the forward and backward encoded streams meet correctly. To further improve packet error detection, a cyclic redundancy check (CRC) code word is placed at the center of the packet. The CRC word uses the remaining bits after rounding the starting address of the first macroblock to a byte resolution, and is 10 variable in length. The Hamming (511, 502) BCH code is used for error detection. The CRC word (bO-b8) is truncated to the number of bits available within the N bit packet after rounding to the nearest byte of the location of the first macroblock designated by address value AD.
The convention for choosing the middle point for the forward/backward coding approach is based on the absolute count of the first macroblock in the N bit packet (MB_A), and the absolute count of the last macroblock in the packet (MB_B). In this approach, the middle macroblock number (MB_MID) (which is the last macroblock in the packet 20 coded in the forward direction) is given by:
(MB B- MB A) MB_ MID = MB_ A + - 2 CA 02208~21 1997-06-23 W O 97/15888 PCT~US96/14144 where the division is assumed to be integer division. An example of control information parameter values based upon FIG. 1, numeral 100, is:
AC-first packet = 1 AC-second packet = 8 S MB_MID = 1 + (7-1)/2 = 4 AD = 5 bytes For an MB7 carry over into the next packet of 36 bits, then the extra bits available for the CRC word are 5x8-36=4 bits.
I() The overhead of the above error control is 24 + CElL(log(N/8) bits for the packet control information and an average of 4 bits for CRC per N bit packet. The function CElL(log(N/8)) is the number of bits needed to represent a relative address in bytes, having a maximum of N bits and rounded up to the nearest integer. This figure is 6 for N=512, for example, IS leading to an overhead of 30 bits for error control words. A representative example of 38 bits is typically used for the second picture start code and header information (initial quantization parameters, temporal references, and picture type information), sent with Picture Header 2 at bit 2N. At 24 kilobits/sec, and N=512, for a frame rate of 11 frames/second (fps), which is 2() typical for a moderate motion sequence at this bit rate, this is approximately 1914 bits/sec or a 7.9% overhead. For comparison, the H.263 standard uses a variable length GOB structure with a 17 bit Group of Block Start Code, plus 14 bits of other overhead for macroblock addressing and quantization. The H.263 GOB layer overhead at 11fps is 3069 bits/sec or 12.8%. This is 1.6 -CA 02208~21 1997-06-23 WO 97115888 PCT~US96/14144 times the overhead of the present invention, and does not include any CRC
protection. In addition, the control information provided by H.263 does not offer the same potential resynchronization capabilities provided by the present method which includes backward decoding and two picture headers S per frame.
FIG. 2, numeral 200, is a flow diagram of one preferred embodiment of a method in accordance with the present invention. This figure shows a chronological placement of control words in the compressed bitstream.
10 Each of these control words is either placed in the output bitstream in accordance with the diagram, or bypassed as shown. The placement of these control words is controlled by a multiplexing scheme described in more particularity above. The components of this error control method include techniques or control words in the encoder consisting of: a bit 15 reversal applied to bits from macroblocks in the second half of a bit packet in accordance with the present method (202); a picture header consisting of a first picture start code or a second picture start code and appropriate frame header information (204); an absolute count of the first macroblock of the next bit packet in the compressed bitstream (206); a relative address in 20 bytes from the end of the control words at the end of the current packet to the start of the next complete macroblock in the bitstream (208); an absolute quantization parameter value of the last macrobiock in the present bit packet (210); an absolute motion vector value of the last macroblock in the present packet (212); and, an error control check word, such as a CRC code word, CA 02208~21 1997-06-23 for detecting errors in the present packet (214). In the decoder, a demultiplex operation is applied along with decoding of the compressed bitstream, which has been encoded in both the forward and backward directions, as described in more particularity above, followed by an error 5 detection operation (216). The result of the error control information provided to the decoder is the detection of errors which may be categorized according to (218): loss of entropy coding synchronization; erroneous AC
code word; CRC error; invalid coding parameters; and variable length decoder (VLD) error. These error flags may be passed to an appropriate lO error concealment scheme to permit recovery of the video data before display in the decoder.
FIG. 3, numeral 300, is a block diagram of one preferred embodiment of a device in accordance with the present invention. In the encoder, the 15 error control information utilized by this device is computed by a bit packet controller (330) coupled to the compressed bitstream, a block-based bit reverser (316), and a multiplexer (314). The error control information is provided to the multiplexer (314) through inputs from the bit packet controller which generates the following control words: picture headers (302);
20 absolute count, AC, of next macroblock in the bistream (304); relative address, AD, of the next macroblock in the bitstream in bytes (306); absolute quantization parameter value, QP, of the last macroblock in a present packet of bits (308), absolute motion vector, MV, associated with the last macroblock in the present packet of bits (310); and a check word, CRC, CA 02208~21 1997-06-23 providing error detection capabilities for the present packet of bits (312).
The multiplexer (314) is coupled to input from the compressed bitstream, the bit packet controller (330), and the output of a block-based bit reversal unit (316) which is also coupled to the compressed bitstream and bit packet S controller for reversing the order of macroblocks which are designated as backwards encoded macroblocks. In the decoder, a demultiplexer (318) removes the appropriate bits and passes them to another block-based bit reversal unit (322), as directed by a control unit (332), and subsequently to a decoder unit (324), or directly to a decoder unit (320). Error detection is 10 performed by an error detector (326) which is coupled to input from the demultiplexer (318), and both forward and backward block decoders, (320) and (324). The error detector (326) utilizes the control information, and the decoded bitstreams to signal the presence of specific errors. These errors are subsequently reported by an error report unit (328), and include: loss of 15 entropy coding synchronization, errors in the AC due to a decreasing count, CRC errors, any other invalid coding parameters detected. and variable length decoder (VLD) errors. This information may subsequently be passed onto other devices for the purpose of error concealment.
The method and device may be selected to be embodied in least one of: A) an application specific integrated circuit; B) a field programmable gate array; and C) a microprocessor; and D) a computer-readable memory;
arranged and configured to determine the first modified received signal CA 02208~21 1997-06-23 having minimized distortion and interference in accordance with the scheme described in greater detail above.
Although exemplary embodiments are described above, it will be 5 obvious to those skilled in the art that many alterations and modifications may be made without departing from the invention. Accordingly, it is intended that all such alterations and modifications be included within the spirit and scope of the invention as defined in the appended claims.
We Claim:
Claims (10)
1. A method of error control of a macroblock-based video codec, wherein macroblocks are encoded using entropy coding, comprising:
1A) utilizing, in a decoder, control information and a plurality of picture headers in fixed positions relative to a beginning of a frame wherein the control information provides decoding information for decoding at least a forward sequence of macroblocks;
1B) detecting errors in the frame and limiting propagation of errors in the frame utilizing the control information and the plurality of picture headers.
1A) utilizing, in a decoder, control information and a plurality of picture headers in fixed positions relative to a beginning of a frame wherein the control information provides decoding information for decoding at least a forward sequence of macroblocks;
1B) detecting errors in the frame and limiting propagation of errors in the frame utilizing the control information and the plurality of picture headers.
2. The method of claim 1 wherein the control information defines a boundary of individual packets and includes:
2A) an absolute count of a next/previous macroblock within the frame;
2B) a relative address of a start of a next macroblock in a next packet; and 2C) absolute values for predetermined differentially encoded information.
2A) an absolute count of a next/previous macroblock within the frame;
2B) a relative address of a start of a next macroblock in a next packet; and 2C) absolute values for predetermined differentially encoded information.
3. The method of claim 2 wherein at least one of 3A-3D:
3A) the predetermined differentially encoded information includes at least one of:
3A1) a quantization parameter of an immediately previous macroblock; and 3A2) a motion vector value of the immediately previous macroblock;
3B) wherein detecting an error in the frame includes detecting an error in the packet wherein at least one of:
3B1) detecting loss of entropy coding synchronization;
3B2) determining whether the absolute count is decreasing;
3B3) detecting an incorrect error detection code; and 3B4) determining whether invalid coding parameters are present;
3C) wherein, where the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code;
and 3D) further including that encoding of the macroblocks includes outputting the macroblocks in a forward bit order for a predetermined number of macroblocks and in a bit-reversed bit order for a second predetermined number of macroblocks and wherein a control information is used to decode both forward and reverse bit encoded macroblocks, and where selected, wherein an error detection code is inserted between the forward and bit-reversed macroblocks, and where further selected, wherein the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code.
3A) the predetermined differentially encoded information includes at least one of:
3A1) a quantization parameter of an immediately previous macroblock; and 3A2) a motion vector value of the immediately previous macroblock;
3B) wherein detecting an error in the frame includes detecting an error in the packet wherein at least one of:
3B1) detecting loss of entropy coding synchronization;
3B2) determining whether the absolute count is decreasing;
3B3) detecting an incorrect error detection code; and 3B4) determining whether invalid coding parameters are present;
3C) wherein, where the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code;
and 3D) further including that encoding of the macroblocks includes outputting the macroblocks in a forward bit order for a predetermined number of macroblocks and in a bit-reversed bit order for a second predetermined number of macroblocks and wherein a control information is used to decode both forward and reverse bit encoded macroblocks, and where selected, wherein an error detection code is inserted between the forward and bit-reversed macroblocks, and where further selected, wherein the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code.
4. The method of claim 1 wherein at least one of 4A-4B:
4A) at least one of the picture headers is utilized to determine a start of the frame; and 4B) wherein the method is a process whose steps are embodied in least one of:
4B1) an application specific integrated circuit;
4B2) a field programmable gate array; and 4B3) a microprocessor; and 4B4) a computer-readable memory;
arranged and configured to determine the first modified received signal having minimized distortion and interference in accordance with the scheme of claim 1.
4A) at least one of the picture headers is utilized to determine a start of the frame; and 4B) wherein the method is a process whose steps are embodied in least one of:
4B1) an application specific integrated circuit;
4B2) a field programmable gate array; and 4B3) a microprocessor; and 4B4) a computer-readable memory;
arranged and configured to determine the first modified received signal having minimized distortion and interference in accordance with the scheme of claim 1.
5. A device for error control and concealment of a macroblock-based video codec, wherein macroblocks are encoded using entropy coding, wherein the device is directed by a computer program that is embodied in at least one of:
5A) a memory;
5B) an application specific integrated circuit;
5C) digital signal processor; and 5D) a field programmable gate array, and the computer program includes steps of:
5E) utilizing control information and a plurality of picture headers in fixed positions relative to a beginning of a frame wherein the control information provides decoding information for decoding at least a forward sequence of macroblocks;
5F) detecting errors in the frame and limiting propagation of errors in the frame utilizing the control information and the plurality of picture headers.
5A) a memory;
5B) an application specific integrated circuit;
5C) digital signal processor; and 5D) a field programmable gate array, and the computer program includes steps of:
5E) utilizing control information and a plurality of picture headers in fixed positions relative to a beginning of a frame wherein the control information provides decoding information for decoding at least a forward sequence of macroblocks;
5F) detecting errors in the frame and limiting propagation of errors in the frame utilizing the control information and the plurality of picture headers.
6. The device of claim 5 wherein the control information computed by a bit packet controller defines a boundary of individual packets and includes:
6A) an absolute count of a next/previous macroblock within the frame;
6B) a relative address of a start of a next macroblock in a next packet; and 6C) absolute values for predetermined differentially encoded information .
6A) an absolute count of a next/previous macroblock within the frame;
6B) a relative address of a start of a next macroblock in a next packet; and 6C) absolute values for predetermined differentially encoded information .
7. The device of claim 6 wherein at least one of 7A-7D:
7A) the predetermined differentially encoded information includes at least one of 7A1-7A2:
7A1) a quantization parameter of an immediately previous macroblock; and 7A2) a motion vector value of the immediately previous macroblock;
7B) wherein the an error detection unit performs detecting of an error in a packet wherein at least one of:
7B1) detecting loss of entropy coding synchronization;
7B2) determining whether the absolute count is decreasing;
7B3) detecting an incorrect error detection code; and 7B4) determining whether invalid coding parameters are present;
7C) wherein, where the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code;
and 7D) wherein at least one of the picture headers is utilized to determine a start of the frame.
7A) the predetermined differentially encoded information includes at least one of 7A1-7A2:
7A1) a quantization parameter of an immediately previous macroblock; and 7A2) a motion vector value of the immediately previous macroblock;
7B) wherein the an error detection unit performs detecting of an error in a packet wherein at least one of:
7B1) detecting loss of entropy coding synchronization;
7B2) determining whether the absolute count is decreasing;
7B3) detecting an incorrect error detection code; and 7B4) determining whether invalid coding parameters are present;
7C) wherein, where the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code;
and 7D) wherein at least one of the picture headers is utilized to determine a start of the frame.
8. The method of claim 6 further including two block-based bit reversers utilized such that encoding of the macroblocks includes outputting the macroblocks in a forward bit order for a predetermined number of macroblocks and in a bit-reversed bit order for a second predetermined number of macroblocks and wherein a control information is used to decode both forward and reverse bit encoded macroblocks, and where selected, wherein an error detection code is inserted between the forward and bit-reversed macroblocks, and where further selected, wherein the relative address is quantized to bytes, and where a quantization remainder determines a number of bits available for an error detection code.
9. A device for error control and concealment for packets in a compressed bitstream in a macroblock-based video codec, wherein macroblocks are encoded using entropy coding, and a fixed length packet synchronization system is applied to variable length coded compressed video data, to limit error propagation within a decoded video bitstream, wherein the device comprises at least one of an encoder and a decoder, wherein the encoder comprises:
9A) a bit packet controller, coupled to receive a compressed bitstream, for computing error control information by generating a plurality of predetermined control words, wherein packet control information is placed at a beginning of each packet;
9B) a block-based bit reverser, coupled to receive the compressed bitstream and to the bit packet controller, for reversing a macroblock bit order for macroblocks that are designated as backwards encoded macroblocks; and 9C) a multiplexer, coupled to the bit packet controller, the compressed bitstream and to the block-reversed bit reverser, for multiplexing the error control information and the compressed bitstream with the output of the block-based bit reverser according to a predeteremined scheme;
and in the decoder comprises:
9D) a demultiplexer, coupled to receive a multiplexed bitstream and to a control unit, for removing bits indicated by the control unit in accordance with a predetermined scheme and sending the bits to a second block-based bit reversal unit, a forward block decoder, and an error detector;
E) the second block-based bit reversal unit, coupled to the demultiplexer, for reversing a macroblock bit order for macroblocks in accordance with the predetermined scheme to provide an output; and F) a backward block decoder. coupled to the second block-based bit reversal unit, for decoding the output of the second block-based bit reversal unit;
G) a forward block decoder, coupled to the demultiplexer, for decoding the bits from the demultiplexer;
H) an error detector, coupled to the demultiplexer, the backward block decoder, and to the forward block decoder, for utilizing control information and the decoded bitstreams to signal a presence of specific errors.
9A) a bit packet controller, coupled to receive a compressed bitstream, for computing error control information by generating a plurality of predetermined control words, wherein packet control information is placed at a beginning of each packet;
9B) a block-based bit reverser, coupled to receive the compressed bitstream and to the bit packet controller, for reversing a macroblock bit order for macroblocks that are designated as backwards encoded macroblocks; and 9C) a multiplexer, coupled to the bit packet controller, the compressed bitstream and to the block-reversed bit reverser, for multiplexing the error control information and the compressed bitstream with the output of the block-based bit reverser according to a predeteremined scheme;
and in the decoder comprises:
9D) a demultiplexer, coupled to receive a multiplexed bitstream and to a control unit, for removing bits indicated by the control unit in accordance with a predetermined scheme and sending the bits to a second block-based bit reversal unit, a forward block decoder, and an error detector;
E) the second block-based bit reversal unit, coupled to the demultiplexer, for reversing a macroblock bit order for macroblocks in accordance with the predetermined scheme to provide an output; and F) a backward block decoder. coupled to the second block-based bit reversal unit, for decoding the output of the second block-based bit reversal unit;
G) a forward block decoder, coupled to the demultiplexer, for decoding the bits from the demultiplexer;
H) an error detector, coupled to the demultiplexer, the backward block decoder, and to the forward block decoder, for utilizing control information and the decoded bitstreams to signal a presence of specific errors.
10. The device of claim 9 further including at least one of 10A-10B:
10A) an error report unit, coupled to the error detector, for outputting an error report, for utilization in error concealment, wherein the error report including at least one of: loss of entropy coding synchronization, errors in an absolute count due to a decreasing count, cyclic redundancy count errors, other coding parameters detected that have been preselected to indicate invalidity, and variable length decoder errors;
and 10B) wherein the bit packet controller generates at least the following control words: picture headers; absolute count, AC, of next macroblock in the bistream; relative address, AD, of the next macroblock in the bitstream in bytes; absolute quantization parameter value, QP, of the last macroblock in a present packet of bits, absolute motion vector, MV, associated with the last macroblock in the present packet of bits; and a check word, CRC, providing error detection capabilities for the present packet of bits.
10A) an error report unit, coupled to the error detector, for outputting an error report, for utilization in error concealment, wherein the error report including at least one of: loss of entropy coding synchronization, errors in an absolute count due to a decreasing count, cyclic redundancy count errors, other coding parameters detected that have been preselected to indicate invalidity, and variable length decoder errors;
and 10B) wherein the bit packet controller generates at least the following control words: picture headers; absolute count, AC, of next macroblock in the bistream; relative address, AD, of the next macroblock in the bitstream in bytes; absolute quantization parameter value, QP, of the last macroblock in a present packet of bits, absolute motion vector, MV, associated with the last macroblock in the present packet of bits; and a check word, CRC, providing error detection capabilities for the present packet of bits.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/548,385 US5778191A (en) | 1995-10-26 | 1995-10-26 | Method and device for error control of a macroblock-based video compression technique |
| US08/548,385 | 1995-10-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2208521A1 true CA2208521A1 (en) | 1997-05-01 |
Family
ID=24188634
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002208521A Abandoned CA2208521A1 (en) | 1995-10-26 | 1996-08-27 | Method and device for error control in video compression |
Country Status (12)
| Country | Link |
|---|---|
| US (1) | US5778191A (en) |
| EP (1) | EP0800678B1 (en) |
| KR (1) | KR100257988B1 (en) |
| CN (1) | CN1167534A (en) |
| BR (1) | BR9607244A (en) |
| CA (1) | CA2208521A1 (en) |
| DE (1) | DE69632391T2 (en) |
| FI (1) | FI972749A (en) |
| MX (1) | MX9704783A (en) |
| SE (1) | SE9702421L (en) |
| TW (1) | TW388170B (en) |
| WO (1) | WO1997015888A1 (en) |
Families Citing this family (49)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2324668A (en) * | 1997-04-21 | 1998-10-28 | Racal Communications Syst Ltd | Error resilient video processing technique |
| US6026506A (en) * | 1997-09-26 | 2000-02-15 | International Business Machines Corporation | Concealing errors in transport stream data |
| JP3884172B2 (en) * | 1997-10-02 | 2007-02-21 | 株式会社東芝 | Variable length decoding apparatus and decoding method |
| US6498809B1 (en) * | 1998-01-20 | 2002-12-24 | Motorola, Inc. | Video bitstream error resilient transcoder, method, video-phone, video-communicator and device |
| US6418549B1 (en) | 1998-10-30 | 2002-07-09 | Merunetworks, Inc. | Data transmission using arithmetic coding based continuous error detection |
| US6356661B1 (en) * | 1999-01-07 | 2002-03-12 | M4 Labs, Inc | Method and device for robust decoding of header information in macroblock-based compressed video data |
| US20040028130A1 (en) * | 1999-05-24 | 2004-02-12 | May Anthony Richard | Video encoder |
| JP3403683B2 (en) * | 1999-11-26 | 2003-05-06 | 沖電気工業株式会社 | Image coding apparatus and method |
| US6785336B1 (en) | 2000-01-24 | 2004-08-31 | Ati Technologies, Inc. | Method and system for retrieving adaptation field data associated with a transport packet |
| US6778533B1 (en) | 2000-01-24 | 2004-08-17 | Ati Technologies, Inc. | Method and system for accessing packetized elementary stream data |
| US6763390B1 (en) * | 2000-01-24 | 2004-07-13 | Ati Technologies, Inc. | Method and system for receiving and framing packetized data |
| US6885680B1 (en) | 2000-01-24 | 2005-04-26 | Ati International Srl | Method for synchronizing to a data stream |
| US6988238B1 (en) * | 2000-01-24 | 2006-01-17 | Ati Technologies, Inc. | Method and system for handling errors and a system for receiving packet stream data |
| US8284845B1 (en) | 2000-01-24 | 2012-10-09 | Ati Technologies Ulc | Method and system for handling data |
| US6999424B1 (en) | 2000-01-24 | 2006-02-14 | Ati Technologies, Inc. | Method for displaying data |
| US7366961B1 (en) | 2000-01-24 | 2008-04-29 | Ati Technologies, Inc. | Method and system for handling errors |
| US6804266B1 (en) | 2000-01-24 | 2004-10-12 | Ati Technologies, Inc. | Method and apparatus for handling private data from transport stream packets |
| US6631410B1 (en) * | 2000-03-16 | 2003-10-07 | Sharp Laboratories Of America, Inc. | Multimedia wired/wireless content synchronization system and method |
| US7113546B1 (en) | 2000-05-02 | 2006-09-26 | Ati Technologies, Inc. | System for handling compressed video data and method thereof |
| US6674805B1 (en) | 2000-05-02 | 2004-01-06 | Ati Technologies, Inc. | System for controlling a clock signal for synchronizing a counter to a received value and method thereof |
| GB2362533A (en) * | 2000-05-15 | 2001-11-21 | Nokia Mobile Phones Ltd | Encoding a video signal with an indicator of the type of error concealment used |
| US7095945B1 (en) | 2000-11-06 | 2006-08-22 | Ati Technologies, Inc. | System for digital time shifting and method thereof |
| US7133455B2 (en) * | 2000-12-29 | 2006-11-07 | Intel Corporation | Providing error resilience and concealment for video data |
| AT410874B (en) * | 2001-02-22 | 2003-08-25 | Peter Ing Gutwillinger | DATA TRANSFER METHOD |
| US20030012287A1 (en) * | 2001-03-05 | 2003-01-16 | Ioannis Katsavounidis | Systems and methods for decoding of systematic forward error correction (FEC) codes of selected data in a video bitstream |
| JP3775265B2 (en) * | 2001-08-16 | 2006-05-17 | ソニー株式会社 | Signal processing apparatus and method, recording / reproducing apparatus and method, and reproducing apparatus and method |
| US6910175B2 (en) * | 2001-09-14 | 2005-06-21 | Koninklijke Philips Electronics N.V. | Encoder redundancy selection system and method |
| US7596277B2 (en) * | 2002-04-09 | 2009-09-29 | Senthil Govindaswamy | Apparatus and method for detecting error in a digital image |
| US7809021B2 (en) * | 2002-07-10 | 2010-10-05 | Solarflare Communications, Inc. | Communication system and encoding method having low overhead |
| US7116840B2 (en) * | 2002-10-31 | 2006-10-03 | Microsoft Corporation | Decoding and error correction in 2-D arrays |
| US7020207B1 (en) * | 2002-12-02 | 2006-03-28 | Hitachi, Ltd. | Video error concealment mechanism for block based video decompression |
| JP4227425B2 (en) * | 2003-01-23 | 2009-02-18 | キヤノン株式会社 | Information processing method and apparatus, computer program, and computer-readable storage medium |
| US20050060420A1 (en) * | 2003-09-11 | 2005-03-17 | Kovacevic Branko D. | System for decoding multimedia data and method thereof |
| WO2006010644A1 (en) * | 2004-07-29 | 2006-02-02 | Oce-Technologies B.V. | Lossless compression of color image data using entropy encoding |
| EP1638337A1 (en) | 2004-09-16 | 2006-03-22 | STMicroelectronics S.r.l. | Method and system for multiple description coding and computer program product therefor |
| US7397871B2 (en) * | 2004-10-01 | 2008-07-08 | L-3 Communications Titan Corporation | Estimation of single-to-noise ratio by processing measured error vector magnitude |
| WO2006080910A1 (en) * | 2005-01-24 | 2006-08-03 | Thomson Licensing | Video error detection technique using a crc parity code |
| FR2929787B1 (en) * | 2008-04-04 | 2010-12-17 | Canon Kk | METHOD AND DEVICE FOR PROCESSING A DATA STREAM |
| DK2303685T3 (en) | 2008-06-20 | 2016-01-18 | Aviat Partners Inc | KRUM wingtip |
| US9302766B2 (en) * | 2008-06-20 | 2016-04-05 | Aviation Partners, Inc. | Split blended winglet |
| WO2010019250A2 (en) | 2008-08-11 | 2010-02-18 | Solarflare Communications, Inc. | Method of synchronization for low power idle |
| US8363729B1 (en) * | 2008-11-06 | 2013-01-29 | Marvell International Ltd. | Visual data compression algorithm with parallel processing capability |
| US8461848B2 (en) * | 2008-12-10 | 2013-06-11 | Marvell International Ltd. | Cable diagnostics for Base-T systems |
| WO2012082028A1 (en) * | 2010-12-14 | 2012-06-21 | Telefonaktiebolaget L M Ericsson (Publ) | Tile encoding and decoding |
| CA2839492C (en) | 2011-06-09 | 2020-01-07 | Aviation Partners, Inc. | The split blended winglet |
| US8936219B2 (en) | 2012-03-30 | 2015-01-20 | The Boeing Company | Performance-enhancing winglet system and method |
| US9568985B2 (en) | 2012-11-23 | 2017-02-14 | Mediatek Inc. | Data processing apparatus with adaptive compression algorithm selection based on visibility of compression artifacts for data communication over camera interface and related data processing method |
| EP3269635A1 (en) * | 2016-07-12 | 2018-01-17 | The Aircraft Performance Company UG | Airplane wing |
| ES2905192T3 (en) * | 2018-01-15 | 2022-04-07 | The Aircraft Performance Company Gmbh | airplane wing |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0446209B1 (en) * | 1989-09-29 | 1994-06-08 | BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap | Adaptive transform coding system |
| EP0453229B1 (en) * | 1990-04-17 | 1997-06-18 | Matsushita Electric Industrial Co., Ltd. | Method for transmission of variable length code |
| JP2630085B2 (en) * | 1991-02-26 | 1997-07-16 | 松下電器産業株式会社 | Recording and playback devices |
| US5392037A (en) * | 1991-05-21 | 1995-02-21 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for encoding and decoding |
| JP3360844B2 (en) * | 1992-02-04 | 2003-01-07 | ソニー株式会社 | Digital image signal transmission apparatus and framing method |
| FR2696026B1 (en) * | 1992-09-18 | 1994-12-30 | Sgs Thomson Microelectronics | Method for masking errors in transmission of image compressed in MPEG. |
| JPH0787482A (en) * | 1993-09-17 | 1995-03-31 | Fujitsu Ltd | Method and device for coding and decoding picture data |
| US5493513A (en) * | 1993-11-24 | 1996-02-20 | Intel Corporation | Process, apparatus and system for encoding video signals using motion estimation |
| US5532940A (en) * | 1993-11-24 | 1996-07-02 | Intel Corporation | Process, apparatus and system for selecting quantization levels for encoding video signals |
| US5493514A (en) * | 1993-11-24 | 1996-02-20 | Intel Corporation | Process, apparatus, and system for encoding and decoding video signals |
| US5457495A (en) * | 1994-05-25 | 1995-10-10 | At&T Ipm Corp. | Adaptive video coder with dynamic bit allocation |
| US5552832A (en) * | 1994-10-26 | 1996-09-03 | Intel Corporation | Run-length encoding sequence for video signals |
| KR100704373B1 (en) * | 2005-09-20 | 2007-04-06 | 삼성전기주식회사 | Vibration Type Tilting Device |
-
1995
- 1995-10-26 US US08/548,385 patent/US5778191A/en not_active Expired - Lifetime
-
1996
- 1996-08-27 CN CN96191287A patent/CN1167534A/en active Pending
- 1996-08-27 CA CA002208521A patent/CA2208521A1/en not_active Abandoned
- 1996-08-27 EP EP96930682A patent/EP0800678B1/en not_active Expired - Lifetime
- 1996-08-27 MX MX9704783A patent/MX9704783A/en unknown
- 1996-08-27 DE DE69632391T patent/DE69632391T2/en not_active Expired - Lifetime
- 1996-08-27 BR BR9607244A patent/BR9607244A/en not_active Application Discontinuation
- 1996-08-27 WO PCT/US1996/014144 patent/WO1997015888A1/en active IP Right Grant
- 1996-08-27 KR KR1019970704373A patent/KR100257988B1/en active IP Right Grant
- 1996-09-05 TW TW085110874A patent/TW388170B/en not_active IP Right Cessation
-
1997
- 1997-06-25 SE SE9702421A patent/SE9702421L/en not_active Application Discontinuation
- 1997-06-25 FI FI972749A patent/FI972749A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| WO1997015888A1 (en) | 1997-05-01 |
| SE9702421D0 (en) | 1997-06-25 |
| MX9704783A (en) | 1997-10-31 |
| EP0800678A4 (en) | 1999-10-06 |
| EP0800678A1 (en) | 1997-10-15 |
| DE69632391D1 (en) | 2004-06-09 |
| EP0800678B1 (en) | 2004-05-06 |
| KR100257988B1 (en) | 2000-06-01 |
| FI972749A0 (en) | 1997-06-25 |
| SE9702421L (en) | 1997-08-26 |
| DE69632391T2 (en) | 2005-05-04 |
| TW388170B (en) | 2000-04-21 |
| BR9607244A (en) | 1997-12-30 |
| US5778191A (en) | 1998-07-07 |
| CN1167534A (en) | 1997-12-10 |
| FI972749A (en) | 1997-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5778191A (en) | Method and device for error control of a macroblock-based video compression technique | |
| US7203239B2 (en) | Variable-length decoding apparatus and decoding method | |
| EP0861001B1 (en) | Error resilient video encoding | |
| JP3657958B2 (en) | Encoding method and apparatus | |
| US20070160149A1 (en) | Moving picture coding and/or decoding systems, and variable-length coding and/or decoding system | |
| KR100363162B1 (en) | Method and apparatus for transmitting and recovering video signal | |
| JP3053781B2 (en) | Method and apparatus for decoding moving image compression code | |
| Li et al. | Data partitioning and reversible variable length codes for robust video communications | |
| KR100380230B1 (en) | Image codec system based on multi-resolution image | |
| JP3933483B2 (en) | Image encoding method and image decoding method | |
| JP3807110B2 (en) | Image encoding device | |
| JP3408104B2 (en) | Encoding device and decoding device | |
| Budagavi et al. | Wireless video communications | |
| JP3642737B2 (en) | Image encoding apparatus and image decoding apparatus | |
| JPH10336042A (en) | Variable length encoding and decoding device and recording medium recording data or program used by this device | |
| Garzelli et al. | Comparative analysis of H. 263 resilience techniques for H. 223-based video transmission over slow-fading channels | |
| KR20000018960A (en) | Error correction encoding method and encoder using error correction encoding method | |
| JP2000036758A (en) | Variable-length encoding and decoding device and recording medium where data or program used by the device is recorded |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| FZDE | Discontinued |