CA2288907A1 - An arrangement in a subscriber line interface circuit - Google Patents
An arrangement in a subscriber line interface circuit Download PDFInfo
- Publication number
- CA2288907A1 CA2288907A1 CA002288907A CA2288907A CA2288907A1 CA 2288907 A1 CA2288907 A1 CA 2288907A1 CA 002288907 A CA002288907 A CA 002288907A CA 2288907 A CA2288907 A CA 2288907A CA 2288907 A1 CA2288907 A1 CA 2288907A1
- Authority
- CA
- Canada
- Prior art keywords
- voltage
- capacitor
- sawtooth wave
- wire
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/46—Monitoring; Testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
- G01R19/252—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques using analogue/digital converters of the type with conversion of voltage or current into frequency and measuring of this frequency
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R15/00—Details of measuring arrangements of the types provided for in groups G01R17/00 - G01R29/00, G01R33/00 - G01R33/26 or G01R35/00
- G01R15/14—Adaptations providing voltage or current isolation, e.g. for high-voltage or high-current networks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/021—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of more than one type of element or means, e.g. BIMOS, composite devices such as IGBT
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/46—Monitoring; Testing
- H04B3/48—Testing attenuation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/24—Arrangements for testing
Abstract
In a subscriber line interface circuit connected to a telephone line having a high potential wire and a low potential wire, an arrangement for generating a signal for determining the line voltage comprises means (7, 10, 11) for alternately charging a capacitor (6), by means of a first DC current, to a first voltage, and discharging the capacitor (6), by means of a second DC
current, to a second voltage. Hereby, a sawtooth wave having an amplitude corresponding to the difference between the first and second voltages is produced. This sawtooth wave is converted to a pulse train related to the line voltage, from which the line voltage can be determined.
current, to a second voltage. Hereby, a sawtooth wave having an amplitude corresponding to the difference between the first and second voltages is produced. This sawtooth wave is converted to a pulse train related to the line voltage, from which the line voltage can be determined.
Description
AN ARRANGEMENT IN A SUBSCRIBER LINE INTERFACE CIRCUIT
TECHNICAL FIELD
The invention relates generally to subscriber line interface circuits and, more specifically, to an awangement for determining the line voltage in a subscriber line interface circuit.
BACKGROUND OF THE INVENTION
To be able to adjust hybrid interface parameters and gain in a telephone circuit by means of a microprocessor on a line interface board in order to obtain good echo cancellation for telephone lines of different lengths as well as for certain test purposes, it is necessary to know the length of the respective telephone line.
One way of estimating the length of the line is to measure the line voltage.
i.e. the l~ voltage that appears across the line and the telephone set when a connection is established.
It is known to generate a pulse having a length corresponding to the line voltage. To get information about the line voltage, the length of this pulse is then measured by the microprocessor on the line interface board.
When a pulse length is to be measured, it is difficult to get at good resolution since the measurement period will be determined by the pulse length. The instruction cycle of the microprocessor has to be short relative to the shortest pulse length of interest and, moreover, the microprocessor cannot do anything else during that time.
SUMMARY OF THE INVENTION
The object of the invention is to bring about an arrangement in a subscriber line interface circuit for generating a signal for determining the line voltage without occupying the microprocessor unnecessarily.
This is attained by means of the an-angement in accordance with the invention in that a sawtooth wave having an amplitude corresponding to the difference between a first and a second voltage, e.g. the voltages of the A-wire and the B-wire, respectively, is ~~enerated and, in its turn, converted to a pulse train related to the line voltage.
In accordance with the invention, the pulse train is related to the line voltage by its pulse repetiton frequency and/or by its mark-space ratio. Depending upon the actual application, these different relationships offer different advantages.
Generally, by generating a continuous pulse train and measul-ing its pulse repetition frequency and/or its mark-space ratio, it will be possible to freely choose the measurement period. Thus, a greater flexibility is obtained in accordance with the invention.
BRIEF DESCRIPTION OF THE DRAWING
The invention will be described more in detail below with reference to the appended drawing, on which Fig. 1 schematically illustrates a first embodiment of an arrangement according to the invention, Figs. lA and 1B illustrate signals appearing in the embodiment according to Fig. 1, Fig. 2 schematically illustrates a second embodiment of an arrangement according to the invention, based on the awangement illustrated in Fig. 1, Figs. 2A, 2B, ZC and 2D illustrate signals appearing in the embodiment illustrated in Fig. 2, Fig. 3 schematically illustrates a third embodiment of an arrangement according to the invention, and Figs. 3A and 3B illustrate signals appearing in the embodiment according to Fig. 3.
PREFERRED EMBODIMENTS
Fig. 1 illustrates a first embodiment of an arrangement according to the invention for generating a signal for determining the line voltage in a subscriber line interface ~ .t J
circuit connected to a telephone line having a high potential wire and a low potential were.
In the alTangement in Fig. l, the high potential wire or A-wire (not shown) is ~ 5 connected to a terminal 1, while the low potential wire or B-wire is connected to a terminal 2.
The terminal I is connected to the (+)-input terminal of a comparator 3, while the terminal 2 is connected to the (-)-input terminal of a comparator 4. The (-)-input terminal of the comparator 3 and the (+)-input terminal of the comparator 4 are interconnected and the interconnection point is connected to a node 5. A
capacitor 5 is interconnected between the node 5 and ground GND.
The switching element of a voltage-controlled switch 7 is connected to the node ~
and controlled to switch between its upper and lower position by means of a signal from the output terminal 0 of a bistable circuit 8 whose output terminal O
constitutes the output terminal 9 of the arrangement shown in Fig. 1. The output terminal 9 may be connected to a microprocessor (not shown), common to a plurality of subscriber line interface circuits.
The inverted set input terminal S of the bistable circuit 8 is connected to the output terminal of the comparator 3, while the inverted reset input terminal R of the bistable circuit 8 is connected to the output tel~ninal of the comparator 4.
In its upper position, as illustrated in Fig. 1, the switching element of the switch 7 connects a first current generator 10 to the node 5 for charging the capacitor 6 as indicated by an alTOw, while in its lower position, the switching element of the ~ switch 7 connects a second current generator 11 to the node 5 for discharging the capacitor 6 as indicated by an arrow. The current generators 10 and I I are interconnected between ground GND and the upper and lower terminals, respectively, of the switch 7. The cuwent generators 10 and 11 may generate currents of identical or different values.
The operation of the embodiment illustrated in Fig. 1 will now be described.
Suppose that the voltage across the capacitor 6, i.e. in the node 5, is of a value between the voltage V 1 on the A-wire connected to the terminal 1 and the voltage V2 on the B-wire connected to the terminal 2.
Under this condition, the output signal from the comparator 3 as well as from the comparator 4 will be a logic "1". These signals will not affect the bistable circuit 8.
The bistable circuit 8 is supposed to have a logic "1" on its output terminal Q and a logic "0" on its invel-ting output O . The switching element of the switch 7 will then be in its lower position (not shown) in which the cuwent from the current generator 11 will discharge the capacitor 7 at a constant rate.
When the voltage across the capacitor 6, i.e. the voltage in the node 5, goes below the voltage on the B-wire connected to the terminal 2, the output signal from the comparator 4 will switch to a logic "0" which will reset the bistable circuit 8. Then, the output O will go low,while the output O goes high. This causes the switching element of the switch 7 to switch to its upper position, connecting the current generator 10 to the node 5.
Now, the capacitor 6 will be charged at a constant rate until its voltage exceeds the voltage on the A-wire connected to the terminal 1. Then the comparator 3 will switch its output signal, setting the bistable circuit 8 which again via the switch 7 connects the current generator 11 to the node ~.
This operating cycle is repeated as long as the connection is kept active.
~ . i , t Consequently, the voltage in the node ~ will be a sawtooth wave as illustrated in Fig. lA, while the output signal on the output terminal 9 will be a square-wave pulse train as illustrated in Fig. 1B.
The amplitude of the sawtooth wave shown in Fig. lA will be equal to the line voltage, i.e. the voltage V 1-V2 between the input terminals 1 and 2.
The capacitance of the capacitor 6 as well as the values of the constant currents supplied by the current generators 10 and 1 l, are known. Since the capacitor 6 is charged and discharged, respectively, by these constant currents between voltages depending on the line voltage, the line voltage can easily be deternvned from the pulse repetition fi-equency of the pulse train in Fig. 1B by means of the microprocessor connected to the ourput terminal 9. The pulse repetition frequency of the pulse train on the terminal 9, as illustrated in Fig. 1B, will be inversely 1S proportional to the line voltage.
A monostable circuit (not shown) may be connected to the output terminal 9 to convert the pulses of the pulse train to pulses of equal width.
The advantage of such an embodiment is that it will be possible to extract line length information in two different ways:
On the one hand, as before, the pulse repetition frequency will be inversely proportional to the line voltage.
On the other hand, the mean value of the output voltage will be inversely proportional to the line voltage. The mean value is easily extracted by lowpass filtering.
Thus, such an embodiment gives an output signal that can be read directly by the microprocessor as a frequency or by an analog-to-digital converter.
The operation of a second embodiment of the awangement according to the invention will now be described with reference to Fig. 2.
The embodiment according to Fig. 2 resembles to some extent the embodiment as shown in Fig. 1 as will be apparent from the below description.
In the embodiment according to Fig. 2, a capacitor I2 corresponding to the capacitor 6 in Fig. 1, is charged and discharged between a first reference voltage VREF
applied to an input terminal 13, and a second reference voltage VREF2 applied to a input terminal 14. The terrninai 13 is connected to the (+)-input terminal of a comparator I5, while the terminal l4 is connected to the (-)-input terminal of a comparator 16 colesponding to the comparators 3 and 4, respectively, in Fig.
1.
The (-)-input terminal of the comparator 5 and the (+)-input terminal of the comparator 16 are interconnected and the interconnection point is connected to a node 17. The capacitor 12 is interconnected between the node 17 and ground GND.
The node 17 is also connected to the switching element of a voltage-controlled switch 18 which as in the embodiment in Fig. I, is controlled between its upper and lower position from the output terminal D of a bistable circuit 19. In this embodiment, the output terminal Q of the bistable circuit,19 is not used.
In the same manner as in the embodiment in Fig. 1, the input terniinals S and R of 2~ the bistable circuit 19 are connected to the output terminals of the comparators 15 and I6, respectively.
In its upper position, the switching element of the switch 18 connects a first current generator 20 to the node 17 for charging the capacitor 12 as indicated by an arrow, while in its lower position, the switching element of the switch I8 connects a .__.. ..w~......~....~....~..~-_.... ~ ~ . r second current generator 21 to the node 17 for discharging the capacitor 12 as indicated by an arrow.
Thus, the capacitor 12 will be charged and discharged between the voltages and VREF2, respectively, as illustrated in Fig. 2A where the upper line corresponds to the VREF 1 and the lower line corresponds to the voltage VREF2 as indicated.
In the embodiment according to Fig. 2, the high potential wire, i.e. the A-wire, of the telephone line is supposed to be connected to a terminal 22, while the low potential wire, i.e. the B-wire, is supposed to be connected to a terminal 23.
The terminal 22 is connected to the {+)-input terminal of a comparator 24, while the terminal 23 is connected to the (-)-input terminal of a comparator 25. The (-)-input terminal of the comparator 24 and the (+)-input terminal of the comparator 25 are interconnected and the interconnection point is connected to the node 17.
The output terminal 26 of the comparator 24 and the output terminal 27 of the comparator 25 are connected to the respective input terminals of an NAND-circuit 28 whose output terminal constitutes the output terminal 29 of the embodiment in accordance with Fig. 2.
In Fig. 2A, the voltage on the A-wire connected to the terminal 22 is denoted V22, while the voltage on the B-wire connected to the terminal 23, is denoted V23.
As apparent from Fig. 2B illustrating the output signal from the comparator 24, the output voltage V26 of the comparator 24 will be Iow when the voltage across the capacitor I2 exceeds the A-wire voltage V22, and high when the capacitor 12 voltage is below the A-wire voltage V22.
The output voltage V27 of the comparator 2~ as illustrated in Fig. 2C will be high as long as the voltage across the capacitor 12 is above the B-wire voltage V23, and low as long as the voltage across the capacitor 12 is below the B-wire voltage V23.
Supplying the signals V26 and V27 to the input terminals of the NAND circuit will result in an output signal from the NAND circuit 28 as illustrated in Fig. 2D.
This output signal, denoted V29, will appear on the output terminal 29 of the alTangement in Fig. 2.
As apparent, the pulse tz-ain appearing on the output tei~rninal 29 will have a fixed pulse repetition frequency. This is due to the fact that the capacitor 12 is charged and discharged between two constant voltages VREF l and VREF2 by means of constant currents. The mark-space ratio of the pulse train will be proportional to the ratio between the line voltage and the difference between the reference voltages VREFI and VREF2 applied to the terminals 13 and 14, respectively.
The advantage of the embodiment according to Fig. 2 is that the mean value of the output pulse train voltage will be proportional to the line voltage if VREF 1 and VREF2 are fixed. This mean value is easily extracted by means of Iowpass filtering.
In applications including an analog-to-digital converter, this embodiment may be preferable.
Thus, also in this second embodiment, a pulse train related to the line voltage will be generated.
Fig. 3 illustrates a third embodiment of the invention.
In the embodiment according t~ Fig. 3, a capacitor 30 is charged and discharged between reference voltages VREF3 and VREF4. The reference voltage VREF3 is applied to an input terminal 31, while the reference voltage VREF4 is applied to an ~ ~ . T
input terminal 32. The terminal 31 is connected to the (+)-input temninal of a comparator 33, while the terminal 32 is connected to the {-)-input terminal of a comparator 34.
The (=)-input terminal of the comparator 33 and the (+)-input terminal of the comparator 34 are interconnected and the interconnection point is connected to a node 3~. The capacitor 30 is interconnected between the node 35 and ground GND.
The node 3~ is also connected to the switching element of a voltage-controlled switch 36 which as in the embodiment in Fig. I, is controlled between its upper and lower position from the output terninal O of a bistable circuit 37 whose output terminal Q constitutes the output terminal 38 of the arrangement shown in Fig.
TECHNICAL FIELD
The invention relates generally to subscriber line interface circuits and, more specifically, to an awangement for determining the line voltage in a subscriber line interface circuit.
BACKGROUND OF THE INVENTION
To be able to adjust hybrid interface parameters and gain in a telephone circuit by means of a microprocessor on a line interface board in order to obtain good echo cancellation for telephone lines of different lengths as well as for certain test purposes, it is necessary to know the length of the respective telephone line.
One way of estimating the length of the line is to measure the line voltage.
i.e. the l~ voltage that appears across the line and the telephone set when a connection is established.
It is known to generate a pulse having a length corresponding to the line voltage. To get information about the line voltage, the length of this pulse is then measured by the microprocessor on the line interface board.
When a pulse length is to be measured, it is difficult to get at good resolution since the measurement period will be determined by the pulse length. The instruction cycle of the microprocessor has to be short relative to the shortest pulse length of interest and, moreover, the microprocessor cannot do anything else during that time.
SUMMARY OF THE INVENTION
The object of the invention is to bring about an arrangement in a subscriber line interface circuit for generating a signal for determining the line voltage without occupying the microprocessor unnecessarily.
This is attained by means of the an-angement in accordance with the invention in that a sawtooth wave having an amplitude corresponding to the difference between a first and a second voltage, e.g. the voltages of the A-wire and the B-wire, respectively, is ~~enerated and, in its turn, converted to a pulse train related to the line voltage.
In accordance with the invention, the pulse train is related to the line voltage by its pulse repetiton frequency and/or by its mark-space ratio. Depending upon the actual application, these different relationships offer different advantages.
Generally, by generating a continuous pulse train and measul-ing its pulse repetition frequency and/or its mark-space ratio, it will be possible to freely choose the measurement period. Thus, a greater flexibility is obtained in accordance with the invention.
BRIEF DESCRIPTION OF THE DRAWING
The invention will be described more in detail below with reference to the appended drawing, on which Fig. 1 schematically illustrates a first embodiment of an arrangement according to the invention, Figs. lA and 1B illustrate signals appearing in the embodiment according to Fig. 1, Fig. 2 schematically illustrates a second embodiment of an arrangement according to the invention, based on the awangement illustrated in Fig. 1, Figs. 2A, 2B, ZC and 2D illustrate signals appearing in the embodiment illustrated in Fig. 2, Fig. 3 schematically illustrates a third embodiment of an arrangement according to the invention, and Figs. 3A and 3B illustrate signals appearing in the embodiment according to Fig. 3.
PREFERRED EMBODIMENTS
Fig. 1 illustrates a first embodiment of an arrangement according to the invention for generating a signal for determining the line voltage in a subscriber line interface ~ .t J
circuit connected to a telephone line having a high potential wire and a low potential were.
In the alTangement in Fig. l, the high potential wire or A-wire (not shown) is ~ 5 connected to a terminal 1, while the low potential wire or B-wire is connected to a terminal 2.
The terminal I is connected to the (+)-input terminal of a comparator 3, while the terminal 2 is connected to the (-)-input terminal of a comparator 4. The (-)-input terminal of the comparator 3 and the (+)-input terminal of the comparator 4 are interconnected and the interconnection point is connected to a node 5. A
capacitor 5 is interconnected between the node 5 and ground GND.
The switching element of a voltage-controlled switch 7 is connected to the node ~
and controlled to switch between its upper and lower position by means of a signal from the output terminal 0 of a bistable circuit 8 whose output terminal O
constitutes the output terminal 9 of the arrangement shown in Fig. 1. The output terminal 9 may be connected to a microprocessor (not shown), common to a plurality of subscriber line interface circuits.
The inverted set input terminal S of the bistable circuit 8 is connected to the output terminal of the comparator 3, while the inverted reset input terminal R of the bistable circuit 8 is connected to the output tel~ninal of the comparator 4.
In its upper position, as illustrated in Fig. 1, the switching element of the switch 7 connects a first current generator 10 to the node 5 for charging the capacitor 6 as indicated by an alTOw, while in its lower position, the switching element of the ~ switch 7 connects a second current generator 11 to the node 5 for discharging the capacitor 6 as indicated by an arrow. The current generators 10 and I I are interconnected between ground GND and the upper and lower terminals, respectively, of the switch 7. The cuwent generators 10 and 11 may generate currents of identical or different values.
The operation of the embodiment illustrated in Fig. 1 will now be described.
Suppose that the voltage across the capacitor 6, i.e. in the node 5, is of a value between the voltage V 1 on the A-wire connected to the terminal 1 and the voltage V2 on the B-wire connected to the terminal 2.
Under this condition, the output signal from the comparator 3 as well as from the comparator 4 will be a logic "1". These signals will not affect the bistable circuit 8.
The bistable circuit 8 is supposed to have a logic "1" on its output terminal Q and a logic "0" on its invel-ting output O . The switching element of the switch 7 will then be in its lower position (not shown) in which the cuwent from the current generator 11 will discharge the capacitor 7 at a constant rate.
When the voltage across the capacitor 6, i.e. the voltage in the node 5, goes below the voltage on the B-wire connected to the terminal 2, the output signal from the comparator 4 will switch to a logic "0" which will reset the bistable circuit 8. Then, the output O will go low,while the output O goes high. This causes the switching element of the switch 7 to switch to its upper position, connecting the current generator 10 to the node 5.
Now, the capacitor 6 will be charged at a constant rate until its voltage exceeds the voltage on the A-wire connected to the terminal 1. Then the comparator 3 will switch its output signal, setting the bistable circuit 8 which again via the switch 7 connects the current generator 11 to the node ~.
This operating cycle is repeated as long as the connection is kept active.
~ . i , t Consequently, the voltage in the node ~ will be a sawtooth wave as illustrated in Fig. lA, while the output signal on the output terminal 9 will be a square-wave pulse train as illustrated in Fig. 1B.
The amplitude of the sawtooth wave shown in Fig. lA will be equal to the line voltage, i.e. the voltage V 1-V2 between the input terminals 1 and 2.
The capacitance of the capacitor 6 as well as the values of the constant currents supplied by the current generators 10 and 1 l, are known. Since the capacitor 6 is charged and discharged, respectively, by these constant currents between voltages depending on the line voltage, the line voltage can easily be deternvned from the pulse repetition fi-equency of the pulse train in Fig. 1B by means of the microprocessor connected to the ourput terminal 9. The pulse repetition frequency of the pulse train on the terminal 9, as illustrated in Fig. 1B, will be inversely 1S proportional to the line voltage.
A monostable circuit (not shown) may be connected to the output terminal 9 to convert the pulses of the pulse train to pulses of equal width.
The advantage of such an embodiment is that it will be possible to extract line length information in two different ways:
On the one hand, as before, the pulse repetition frequency will be inversely proportional to the line voltage.
On the other hand, the mean value of the output voltage will be inversely proportional to the line voltage. The mean value is easily extracted by lowpass filtering.
Thus, such an embodiment gives an output signal that can be read directly by the microprocessor as a frequency or by an analog-to-digital converter.
The operation of a second embodiment of the awangement according to the invention will now be described with reference to Fig. 2.
The embodiment according to Fig. 2 resembles to some extent the embodiment as shown in Fig. 1 as will be apparent from the below description.
In the embodiment according to Fig. 2, a capacitor I2 corresponding to the capacitor 6 in Fig. 1, is charged and discharged between a first reference voltage VREF
applied to an input terminal 13, and a second reference voltage VREF2 applied to a input terminal 14. The terrninai 13 is connected to the (+)-input terminal of a comparator I5, while the terminal l4 is connected to the (-)-input terminal of a comparator 16 colesponding to the comparators 3 and 4, respectively, in Fig.
1.
The (-)-input terminal of the comparator 5 and the (+)-input terminal of the comparator 16 are interconnected and the interconnection point is connected to a node 17. The capacitor 12 is interconnected between the node 17 and ground GND.
The node 17 is also connected to the switching element of a voltage-controlled switch 18 which as in the embodiment in Fig. I, is controlled between its upper and lower position from the output terminal D of a bistable circuit 19. In this embodiment, the output terminal Q of the bistable circuit,19 is not used.
In the same manner as in the embodiment in Fig. 1, the input terniinals S and R of 2~ the bistable circuit 19 are connected to the output terminals of the comparators 15 and I6, respectively.
In its upper position, the switching element of the switch 18 connects a first current generator 20 to the node 17 for charging the capacitor 12 as indicated by an arrow, while in its lower position, the switching element of the switch I8 connects a .__.. ..w~......~....~....~..~-_.... ~ ~ . r second current generator 21 to the node 17 for discharging the capacitor 12 as indicated by an arrow.
Thus, the capacitor 12 will be charged and discharged between the voltages and VREF2, respectively, as illustrated in Fig. 2A where the upper line corresponds to the VREF 1 and the lower line corresponds to the voltage VREF2 as indicated.
In the embodiment according to Fig. 2, the high potential wire, i.e. the A-wire, of the telephone line is supposed to be connected to a terminal 22, while the low potential wire, i.e. the B-wire, is supposed to be connected to a terminal 23.
The terminal 22 is connected to the {+)-input terminal of a comparator 24, while the terminal 23 is connected to the (-)-input terminal of a comparator 25. The (-)-input terminal of the comparator 24 and the (+)-input terminal of the comparator 25 are interconnected and the interconnection point is connected to the node 17.
The output terminal 26 of the comparator 24 and the output terminal 27 of the comparator 25 are connected to the respective input terminals of an NAND-circuit 28 whose output terminal constitutes the output terminal 29 of the embodiment in accordance with Fig. 2.
In Fig. 2A, the voltage on the A-wire connected to the terminal 22 is denoted V22, while the voltage on the B-wire connected to the terminal 23, is denoted V23.
As apparent from Fig. 2B illustrating the output signal from the comparator 24, the output voltage V26 of the comparator 24 will be Iow when the voltage across the capacitor I2 exceeds the A-wire voltage V22, and high when the capacitor 12 voltage is below the A-wire voltage V22.
The output voltage V27 of the comparator 2~ as illustrated in Fig. 2C will be high as long as the voltage across the capacitor 12 is above the B-wire voltage V23, and low as long as the voltage across the capacitor 12 is below the B-wire voltage V23.
Supplying the signals V26 and V27 to the input terminals of the NAND circuit will result in an output signal from the NAND circuit 28 as illustrated in Fig. 2D.
This output signal, denoted V29, will appear on the output terminal 29 of the alTangement in Fig. 2.
As apparent, the pulse tz-ain appearing on the output tei~rninal 29 will have a fixed pulse repetition frequency. This is due to the fact that the capacitor 12 is charged and discharged between two constant voltages VREF l and VREF2 by means of constant currents. The mark-space ratio of the pulse train will be proportional to the ratio between the line voltage and the difference between the reference voltages VREFI and VREF2 applied to the terminals 13 and 14, respectively.
The advantage of the embodiment according to Fig. 2 is that the mean value of the output pulse train voltage will be proportional to the line voltage if VREF 1 and VREF2 are fixed. This mean value is easily extracted by means of Iowpass filtering.
In applications including an analog-to-digital converter, this embodiment may be preferable.
Thus, also in this second embodiment, a pulse train related to the line voltage will be generated.
Fig. 3 illustrates a third embodiment of the invention.
In the embodiment according t~ Fig. 3, a capacitor 30 is charged and discharged between reference voltages VREF3 and VREF4. The reference voltage VREF3 is applied to an input terminal 31, while the reference voltage VREF4 is applied to an ~ ~ . T
input terminal 32. The terminal 31 is connected to the (+)-input temninal of a comparator 33, while the terminal 32 is connected to the {-)-input terminal of a comparator 34.
The (=)-input terminal of the comparator 33 and the (+)-input terminal of the comparator 34 are interconnected and the interconnection point is connected to a node 3~. The capacitor 30 is interconnected between the node 35 and ground GND.
The node 3~ is also connected to the switching element of a voltage-controlled switch 36 which as in the embodiment in Fig. I, is controlled between its upper and lower position from the output terninal O of a bistable circuit 37 whose output terminal Q constitutes the output terminal 38 of the arrangement shown in Fig.
3.
In the same manner as in the embodiment in Fig. 1, the input terminals S and R
of the bistable circuit 37 are connected to the output terminals of the comparators 33 and 34, respectively.
In its upper position, the switching element of the switch 3u connects a first current generator 39 to the node 36 for charging the capacitor 30 as indicated by an arrow, while in its lower position, the switching element of the switch 36 connects a second current generator 40 to the node 30 for discharging the capacitor 30 as indicated by an arrow.
In the embodiment according to Fig. 3, the high potential wire, i.e. the A-wire, of the telephone line is supposed to be connected to a terminal 4I, while the low potential wire, i.e. the B-wire, is supposed to be connected to a terminal 42.
The terminals 41 and 42, i.e. the A-wire and the B-wire, are connected to control input terminals 43 and 44 of the current generators 39 and 40 to control thzse current generators to generate cuz-rents in response to the line voltage, i.e.
the voltage between the terminals 41 and 42 or the A-wire and the B-wire.
WO 98148525 PCTlSE98/00722 Thus, the capacitor 30 will be charged and discharged between the constant voltages VREF3 and VREF4, respectively, as illustrated in Fig. 3A, by means of currents that are proportional to the line voltage.
The resulting pulse train appearing on the output terminal 38, as illustrated in Fig.
3B, will have a pulse repetition frequency which is proportional to the line voltage.
As above, a monostable circuit may be connected to the output terminal 3 8 to 10 convert the pulses of the pulse train to pulses of equal width. Thus, the output signal will contain information about the line voltage both in its pulse repetition frequency and its mean value.
....._ . .._ _~._~ ~. ~ i , ~ .._.d..
In the same manner as in the embodiment in Fig. 1, the input terminals S and R
of the bistable circuit 37 are connected to the output terminals of the comparators 33 and 34, respectively.
In its upper position, the switching element of the switch 3u connects a first current generator 39 to the node 36 for charging the capacitor 30 as indicated by an arrow, while in its lower position, the switching element of the switch 36 connects a second current generator 40 to the node 30 for discharging the capacitor 30 as indicated by an arrow.
In the embodiment according to Fig. 3, the high potential wire, i.e. the A-wire, of the telephone line is supposed to be connected to a terminal 4I, while the low potential wire, i.e. the B-wire, is supposed to be connected to a terminal 42.
The terminals 41 and 42, i.e. the A-wire and the B-wire, are connected to control input terminals 43 and 44 of the current generators 39 and 40 to control thzse current generators to generate cuz-rents in response to the line voltage, i.e.
the voltage between the terminals 41 and 42 or the A-wire and the B-wire.
WO 98148525 PCTlSE98/00722 Thus, the capacitor 30 will be charged and discharged between the constant voltages VREF3 and VREF4, respectively, as illustrated in Fig. 3A, by means of currents that are proportional to the line voltage.
The resulting pulse train appearing on the output terminal 38, as illustrated in Fig.
3B, will have a pulse repetition frequency which is proportional to the line voltage.
As above, a monostable circuit may be connected to the output terminal 3 8 to 10 convert the pulses of the pulse train to pulses of equal width. Thus, the output signal will contain information about the line voltage both in its pulse repetition frequency and its mean value.
....._ . .._ _~._~ ~. ~ i , ~ .._.d..
Claims (6)
1. In a subscriber line interface circuit connected to a telephone line having a high potential wire and a low potential wire, an awangement for generating a signal for determining the line voltage, characterized by - means (7, 10, 11; 18, 20, 21; 36, 39, 40) for alternately charging a capacitor (6;
12; 30), by means of a first DC current, to a first voltage, and discharging the capacitor (6; 12; 30), by means of a second DC current, to a second voltage to produce a sawtooth wave having an amplitude corresponding to the difference between the first and second voltages, and - means (3, 4, 8; 15, 16, 19, 24, 25, 28; 33, 34, 37) for converting the sawtooth wave to a pulse train related to the line voltage.
12; 30), by means of a first DC current, to a first voltage, and discharging the capacitor (6; 12; 30), by means of a second DC current, to a second voltage to produce a sawtooth wave having an amplitude corresponding to the difference between the first and second voltages, and - means (3, 4, 8; 15, 16, 19, 24, 25, 28; 33, 34, 37) for converting the sawtooth wave to a pulse train related to the line voltage.
2. The arrangement according to claim 1, characterized in - that the first voltage corresponds to the potential (VI) of the high potential wire, - that the second voltage corresponds to the potential (V2) of the low potential wire, and - that said means (3, 4, 8) for converting the sawtooth wave is adapted to convert the sawtooth wave to a pulse train having a pulse repetition frequency which is inversely proportional to the line voltage.
3. The arrangement according to claim 1, characterized in - that said means (36, 39, 40) for alternately charging a capacitor (30) are adpated to generate the first and second DC currents in response to the voltage difference between the high potential wire and the low potential wire, and - that said means (33, 34, 37) for converting the sawtooth wave is adapted to convert the sawtooth wave to a pulse train having a pulse repetition frequency which is proportional to the line voltage.
4. The arrangement as claimed in claim 2 or 3, characterized in that it comprises means for converting the pulses of the pulse train to pulses of equal width.
5. The arrangement according to claim I, characterized in - that the first voltage corresponds to a higher potential (VREF1) than the potential (V22) of the high potential wire, - that the second voltage corresponds to a lower potential (VREF2) than the potential (V23) of the low potential wire, and - that said means ( 15, 16, 19, 24, 25, 28) for converting the sawtooth wave is adapted to convert the sawtooth wave to a pulse train having a fixed pulse repetition frequency, and a mark-space ratio which is proportional to the ratio between the line voltage and the difference between the first and second voltages.
6. In a subscriber line interface circuit connected to a telephone line having a high potential wire and a low potential wire, a method of generating a signal for determining the line voltage, characterized by - alternately charging a capacitor (6; 12; 30) to a first voltage by means of a first DC
current, and discharging the capacitor to a second voltage by means of a second DC
current to produce a sawtooth wave having an amplitude corresponding to the difference between the first and second voltages, and - converting the sawtooth wave to a pulse train related to the line voltage.
current, and discharging the capacitor to a second voltage by means of a second DC
current to produce a sawtooth wave having an amplitude corresponding to the difference between the first and second voltages, and - converting the sawtooth wave to a pulse train related to the line voltage.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE9701524A SE511963C2 (en) | 1997-04-23 | 1997-04-23 | Device and method for determining line voltage in a subscriber line circuit |
| SE9701524-2 | 1997-04-23 | ||
| PCT/SE1998/000722 WO1998048525A2 (en) | 1997-04-23 | 1998-04-21 | An arrangement in a subscriber line interface circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2288907A1 true CA2288907A1 (en) | 1998-10-29 |
Family
ID=20406694
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002288907A Abandoned CA2288907A1 (en) | 1997-04-23 | 1998-04-21 | An arrangement in a subscriber line interface circuit |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US6195429B1 (en) |
| EP (1) | EP0978169B1 (en) |
| JP (1) | JP2001521714A (en) |
| KR (1) | KR100520026B1 (en) |
| CN (1) | CN1127815C (en) |
| AU (1) | AU7096098A (en) |
| CA (1) | CA2288907A1 (en) |
| DE (1) | DE69830580T2 (en) |
| SE (1) | SE511963C2 (en) |
| TW (1) | TW347630B (en) |
| WO (1) | WO1998048525A2 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6665339B1 (en) | 2001-03-19 | 2003-12-16 | Cisco Systems Wireless Networking (Australia) Pty. Limited | Method and apparatus for reducing oscillator pull in a CMOS wireless transceiver integrated circuit |
| GB0118249D0 (en) | 2001-07-26 | 2001-09-19 | Chiron Spa | Histidine vaccines |
| AR041880A1 (en) | 2002-11-01 | 2005-06-01 | Glaxosmithkline Biolog Sa | IMMUNOGEN COMPOSITION |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3582784A (en) * | 1968-10-18 | 1971-06-01 | Bell Telephone Labor Inc | Delta modulation system |
| US4399440A (en) | 1981-02-17 | 1983-08-16 | Sparton Corporation | Addressable transducer with a variable frequency oscillation for monitoring a physical quantity |
| US4380746A (en) * | 1981-03-03 | 1983-04-19 | Westinghouse Electric Corp. | Pulse modulator using capacitor charging and discharging circuits |
| US4435622A (en) | 1982-11-01 | 1984-03-06 | Gte Automatic Electric Inc. | Latching relay hold circuit for a telephone instrument |
| US4479174A (en) * | 1982-11-03 | 1984-10-23 | Reliance Electric Company | Efficiency increasing circuit for switching power supplies operating at low power levels |
| SE453626B (en) * | 1986-06-27 | 1988-02-15 | Ericsson Telefon Ab L M | SET AND DEVICE TO POWER A TELEPHONE LINE TO PUT A LIMITED BATTERY SIGNAL WITH LIMITED BATTERY VOLTAGE |
| US4800333A (en) * | 1986-12-29 | 1989-01-24 | General Electric Company | Switched-capacitor watthour meter circuit having reduced capacitor ratio |
| US4794333A (en) * | 1987-02-04 | 1988-12-27 | General Electric Company | Continuous switched-capacitor dual slope watthour meter circuit with charge injection offset compensation |
| EP0455893B1 (en) * | 1990-05-11 | 1995-02-01 | Alcatel N.V. | Telecommunication line circuit |
| US5287404A (en) | 1990-12-20 | 1994-02-15 | Northern Telecom Limited | Telephone subscriber line voltage change detection |
| WO1997032218A2 (en) * | 1996-03-01 | 1997-09-04 | Philips Electronics N.V. | Circuit for detecting a level or a level variation of an input direct voltage |
| US5734205A (en) * | 1996-04-04 | 1998-03-31 | Jeol Ltd. | Power supply using batteries undergoing great voltage variations |
-
1997
- 1997-04-23 SE SE9701524A patent/SE511963C2/en not_active IP Right Cessation
- 1997-07-01 TW TW086109290A patent/TW347630B/en active
-
1998
- 1998-04-02 US US09/053,727 patent/US6195429B1/en not_active Expired - Fee Related
- 1998-04-21 CN CN98804419A patent/CN1127815C/en not_active Expired - Fee Related
- 1998-04-21 EP EP98917930A patent/EP0978169B1/en not_active Expired - Lifetime
- 1998-04-21 DE DE69830580T patent/DE69830580T2/en not_active Expired - Fee Related
- 1998-04-21 JP JP54560498A patent/JP2001521714A/en active Pending
- 1998-04-21 WO PCT/SE1998/000722 patent/WO1998048525A2/en active IP Right Grant
- 1998-04-21 KR KR10-1999-7009674A patent/KR100520026B1/en not_active IP Right Cessation
- 1998-04-21 AU AU70960/98A patent/AU7096098A/en not_active Abandoned
- 1998-04-21 CA CA002288907A patent/CA2288907A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| DE69830580T2 (en) | 2006-05-18 |
| KR100520026B1 (en) | 2005-10-10 |
| TW347630B (en) | 1998-12-11 |
| WO1998048525A2 (en) | 1998-10-29 |
| EP0978169A2 (en) | 2000-02-09 |
| DE69830580D1 (en) | 2005-07-21 |
| JP2001521714A (en) | 2001-11-06 |
| CN1252909A (en) | 2000-05-10 |
| US6195429B1 (en) | 2001-02-27 |
| SE9701524L (en) | 1998-10-24 |
| WO1998048525A3 (en) | 1999-01-28 |
| SE9701524D0 (en) | 1997-04-23 |
| KR20010020127A (en) | 2001-03-15 |
| EP0978169B1 (en) | 2005-06-15 |
| SE511963C2 (en) | 1999-12-20 |
| CN1127815C (en) | 2003-11-12 |
| AU7096098A (en) | 1998-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6984988B2 (en) | Ground-fault detecting device and insulation resistance measuring device | |
| US4734933A (en) | Telephone line status circuit | |
| US6195429B1 (en) | Arrangement in a subscriber line interface circuit | |
| CN112290929A (en) | Signal transmission circuit and electronic equipment | |
| US4950998A (en) | Continuous condition sensing system | |
| JPS58105625A (en) | Multiplexed analog-to-digital converter | |
| US5278513A (en) | Continuous condition sensing system | |
| US4562424A (en) | Circuit for integrating analog signal and converting it into digital signal | |
| JPS6145409B2 (en) | ||
| JPH077997B2 (en) | Current limit circuit | |
| JPS6113796A (en) | Device for detecting variation in current flowed to channel | |
| EP0486021A2 (en) | Optical receiver | |
| US5675275A (en) | Arrangement for the generation of a high-frequency needle pulse train and of an inverted needle pulse train | |
| JP3776731B2 (en) | A / D converter, A / D converter measurement system, and semiconductor device | |
| JP2603355B2 (en) | Integrated circuit device | |
| US6263076B1 (en) | Arrangement in a subscriber line interface circuit | |
| US20190215006A1 (en) | Method for Generating a Digital Signal from an Analog Signal, and Frequency Converter | |
| SU1406491A1 (en) | Digital multipurpose measuring device | |
| JPH07142965A (en) | Impulse generator | |
| SU1529044A1 (en) | Multichannel measuring device for differential inductive transducers | |
| JPH07147554A (en) | Electric interface module | |
| JPH07250131A (en) | Device for telecommunication | |
| JPH06148276A (en) | Semiconductor testing device and methopd | |
| JPS59112397A (en) | Analog input unit | |
| JPS61265947A (en) | Ring trip circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| FZDE | Discontinued |