CN100524169C - Method and system for input/output pads in a mobile multimedia processor - Google Patents

Method and system for input/output pads in a mobile multimedia processor Download PDF

Info

Publication number
CN100524169C
CN100524169C CNB2006100091006A CN200610009100A CN100524169C CN 100524169 C CN100524169 C CN 100524169C CN B2006100091006 A CNB2006100091006 A CN B2006100091006A CN 200610009100 A CN200610009100 A CN 200610009100A CN 100524169 C CN100524169 C CN 100524169C
Authority
CN
China
Prior art keywords
mobile multimedia
multimedia processor
data
control signal
described mobile
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2006100091006A
Other languages
Chinese (zh)
Other versions
CN1841268A (en
Inventor
蒂莫西·J·拉姆斯代尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies General IP Singapore Pte Ltd
Original Assignee
Zyray Wireless Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zyray Wireless Inc filed Critical Zyray Wireless Inc
Publication of CN1841268A publication Critical patent/CN1841268A/en
Application granted granted Critical
Publication of CN100524169C publication Critical patent/CN100524169C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

In a multimedia system, a method and system for input/output pads in a mobile multimedia processor are provided. Input, output, and/or bidirectional pads in a host bus interface and/or a slave bus interface may be configured to provide bypass capabilities when a mobile multimedia processor is powered down or hibernating. The pads may be adapted to provide pull-up and pull-down capabilities. The pull-up and pull-down capabilities may be dynamically programmed.

Description

The method and system in I/O district in the mobile multimedia processor
Technical field
The present invention relates to the processing of multimedia messages, more particularly, relate to the method and system in I/O district in a kind of mobile multimedia processor (pad, or be translated into the unit).
Background technology
Mobile communication has changed the mode that people exchange, and mobile phone has become the necessity of daily life from luxury goods.Now, using mobile phone has been that social situations becomes, and has not been subjected to region or technology limitation.Although voice connect the primary demand realized communication, and mobile voice connects the every field that then continues further to be penetrated into daily life, utilizes mobile Internet, and various integrated mobile multimedias utilizations will cause the revolution next time of mobile communication.
Be hereinafter referred to as the 3rd generation and/or the middle generation of 3G and 2.5G, for example provide the cellular network of multiple high speed access technology and for utilizing the custom-designed mobile phone of these technology, realized that integrated multimedia uses the requirement of the TV that supports to adopt the advanced compression standard and voice applications, high resolving power recreation application, music interface, peripheral interface support etc.The bandwidth that adopts compress technique and Geng Gao along with the chip designer is to transmit more information, and processing demands is also increasing.The speed of 384Kbits/s to 2Mbits/s is supported in the 3G wireless application, make the chip designer can for wireless system design go out to have multimedia capabilities, best in quality, disturb and reduce and the wider product in overlay area.
Along with the growth of mobile multimedia service on universal and purposes, for cellular network operator, the cost efficiency optimization of energy consumption, network capacity and service quality factors such as (QoS) will become more important.These factors can be by the careful network planning and operation, sending method the improvement of improvement, reception technique and chip Integrated Solution solve.For this reason, telecommunications company needs a kind of technology, and this technology can be used for mobile multimedia and support to provide higher downlink throughput, and further, this technology can provide higher QoS and speed for the consumer of mobile multimedia application service.Now, mobile multimedia processor can not will be used for the integrated cell phone that is made full use of today of system-on-a-chip (SOC) of senior holonomic system scheme.For example, traditional mobile processor can utilize a plurality of hardware accelerators that the utilization of multiple multimedia can be realized, traditional method has significantly increased the real estate and the terminal size of power consumption, the complicacy of realization, mobile processor.
Yet, when host-processor is connected with multimedia accelerator, guarantee control signal integrated and/or compatible be necessary.This point is very important, and for example when the host-processor high-speed cruising, the noise of the control signal from host-processor to this multimedia accelerator, noise and/or delay may cause false bus cycle and/or other operating mistake.These mistakes may make the quality by the data of this multimedia accelerator generation, video and/or audio etc. descend.And because of host-processor can be connected by this multimedia accelerator with miscellaneous equipment, this multimedia accelerator also can require enough configuration flexibility to adapt to various operator schemes.
The further part of this paper will be set forth the present invention in conjunction with the accompanying drawings.By aspects more of the present invention and above-mentioned conventional digital signal processing implementation method relatively, to one skilled in the art, the limitation of routine or classic method and shortcoming are conspicuous.
Summary of the invention
The technical solution adopted for the present invention to solve the technical problems is: the method and system of constructing I/O pad in a kind of mobile multimedia processor.
According to an aspect of the present invention, provide a kind of method, comprising by integrated circuit transmission signal:
Receive data by mobile multimedia processor (MMP), integrated at least one contact region among the described MMP (pad, or be translated into the unit);
Generate at least one control signal, described at least one the contact pad of this control signal control, wherein:
If the data that received will be handled by MMP, at least one control signal by described generation allows MMP to handle the data that this receives; With
If the data that received will not handled by this MMP through described MMP, enable bypass mode by at least one control signal of described generation, allow the data of this reception not handled by described MMP by this MMP via described at least one contact pad.
Preferably, described method comprises: when the data that received will be by described MMP, give external equipment the data transfer that this received, at least one other contact pad is connected on described external equipment and the MMP.
Preferably, described method comprises: when the data that received will be handled by described MMP, and these data that received of the processing circuit processes among the described MMP.
Preferably, described method comprises: generate at least one additional control signal to reduce the electromotive force of described at least one contact pad.
Preferably, described method comprises: generate the electromotive force of at least one additional control signal with described at least one the contact pad that raises.
According to an aspect of the present invention, provide a kind of method, comprising by integrated circuit transmission signal:
Generate at least one control signal, this control signal control is integrated at least one the contact pad on the mobile multimedia processor (MMP), wherein:
If output data is handled by this MMP, at least one control signal by described generation allows described output data is sent to external equipment; With
If described output data is not handled by this MMP through described MMP, enable bypass mode by at least one control signal of described generation, allow described output data is sent to described external equipment; With
By described at least one contact pad that is integrated on the described MMP described output data is sent to described external equipment.
Preferably, described method comprises: generate at least one additional control signal to reduce the electromotive force of described at least one contact pad.
Preferably, described method comprises: generate the electromotive force of at least one additional control signal with described at least one the contact pad that raises.
According to an aspect of the present invention, provide a kind of method, comprising by integrated circuit transmission signal:
Generate at least one control signal, this control signal is controlled at a plurality of direction modes of at least one the contact pad on the mobile multimedia processor (MMP), described a plurality of direction mode comprises two-way mode, input pattern and output mode, and wherein each pattern comprises bypass mode and tupe; With
Enable one of described a plurality of direction modes, control described bypass mode and tupe by described at least one control signal, wherein, if sending the data of described mobile multimedia processor to will be handled by described mobile multimedia processor, enable tupe by described control signal, the data that send described mobile multimedia processor to are handled by described mobile multimedia processor; If sending the data of described mobile multimedia processor to will not handled by described mobile multimedia processor through described mobile multimedia processor, enable bypass mode by described control signal, the data that send described mobile multimedia processor to directly by and do not handled by described mobile multimedia processor.
Preferably, described method comprises: generate at least one additional control signal dynamically to reduce the electromotive force of described at least one contact pad.
Preferably, described method comprises: generate the electromotive force of at least one additional control signal with described at least one the contact pad that dynamically raises.
According to an aspect of the present invention, provide a kind of system, comprising by integrated circuit transmission signal:
Be integrated at least one the contact pad on the mobile multimedia processor (MMP), described MMP receives data; With
Produce the circuit of at least one control signal, described at least one the contact pad of this control signal control, wherein:
If the data that received will be handled by described MMP, at least one control signal by described generation allows this MMP to handle the data that this receives; With
If the data that received will not handled by this MMP through described MMP, enable bypass mode by described at least one control signal, allow the data of this reception not handled by described MMP by this MMP via described at least one contact pad.
Preferably, described system comprises circuit, and when the data that received will be by described MMP, this circuit was given external equipment the data transfer that this received, and described external equipment is connected to this MMP and goes up at least one other contact pad.
Preferably, described system comprises the treatment circuit that is arranged in described MMP, when the data that received will be handled by described MMP, and these data that received of this processing circuit processes.
Preferably, described system comprises circuit, and this circuit generates at least one additional control signal to reduce the electromotive force of described at least one contact pad.
Preferably, described method comprises circuit, and this circuit generates the electromotive force of at least one additional control signal with described at least one the contact pad that raises.
According to an aspect of the present invention, provide a kind of system, comprising by integrated circuit transmission signal:
Circuit, this circuit generates at least one control signal, and this control signal control is integrated at least one the contact pad on the mobile multimedia processor (MMP), wherein:
If the data of described MMP output are handled by described MMP, at least one control signal by described generation allows described output data is sent to external equipment; With
If the data of described MMP output are not handled by this MMP through described MMP, enable bypass mode by at least one control signal of described generation, allow described output data is sent to described external equipment; With
Circuit, this circuit is sent to described external equipment by described at least one contact pad that is integrated on the described MMP with described output data.
Preferably, described system comprises circuit, and this circuit generates at least one additional control signal to reduce the electromotive force of described at least one contact pad.
Preferably, described system comprises circuit, and this circuit generates the electromotive force of at least one additional control signal with described at least one the contact pad that raises.
According to an aspect of the present invention, provide a kind of system, comprising by integrated circuit transmission signal:
Generate the circuit of at least one control signal, the a plurality of direction modes of at least one contact pad on this control signal control mobile multimedia processor (MMP), described a plurality of direction mode comprises two-way mode, input pattern and output mode, and wherein each pattern comprises bypass mode and tupe; With
Enable the circuit of one of described a plurality of direction modes, wherein, described bypass mode and tupe are by at least one control signal control of described generation, if sending the data of described mobile multimedia processor to will be handled by described mobile multimedia processor, described tupe is enabled by described control signal, and the data that send described mobile multimedia processor to are handled by described mobile multimedia processor; If sending the data of described mobile multimedia processor to will not handled by described mobile multimedia processor through described mobile multimedia processor, described bypass mode is enabled by described control signal, the data that send described mobile multimedia processor to directly by and do not handled by described mobile multimedia processor.
Preferably, described system comprises the treatment circuit among the described MMP, when enabling tupe, and the data that this processing circuit processes is received.
Preferably, described system comprises circuit, and when enabling bypass mode, this circuit makes the data that received do not handled by this MMP by described MMP.
Preferably, described system comprises circuit, and this circuit generates at least one additional control signal dynamically to reduce the electromotive force of described at least one contact pad.
Preferably, described system comprises circuit, and this circuit generates the electromotive force of at least one additional control signal with described at least one the contact pad that dynamically raises.
Description of drawings
The invention will be further described below in conjunction with drawings and Examples, in the accompanying drawing:
Figure 1A is the schematic block diagram according to the mobile multi-medium system of the embodiment of the invention.
Figure 1B is the schematic block diagram according to the mobile multimedia processor of the embodiment of the invention.
Fig. 2 is the schematic block diagram according to main frame in the mobile multimedia processor of the embodiment of the invention and peripheral interface system.
Fig. 3 A is the schematic block diagram according to bypass logic system in the mobile multimedia processor of the embodiment of the invention.
Fig. 3 B is the process flow diagram according to operation bypass mode in the mobile multimedia processor of the embodiment of the invention.
Fig. 4 is the schematic block diagram according to the execution bypass logic function of the embodiment of the invention;
Fig. 5 A is depicted as the sequential chart according to the false host bus of demonstration of the embodiment of the invention.
Fig. 5 B is according to the programmable signal delay of the embodiment of the invention and the sequential chart of deglitch.
Fig. 6 A is the block diagram according to the typical deglitch circuit of the embodiment of the invention.
Fig. 6 B is the block diagram according to typical edge deglitch or delay feature piece in the deglitch circuit of the embodiment of the invention.
Fig. 7 A-7B is according to the embodiment of the invention, the sequential time delay synoptic diagram that provided by the first delay element type and the second delay element type under different temperatures and supply voltage.
Fig. 8 A be according to the embodiment of the invention, the typical case that is used to have the mobile multimedia processor of bypass functionality imports the block diagram of pad.
Fig. 8 B be according to the embodiment of the invention, the typical case that is used to have the mobile multimedia processor of bypass functionality exports the block diagram of pad.
Fig. 8 C is according to the embodiment of the invention, is used to have the block diagram of typical two-way pad of the mobile multimedia processor of bypass functionality.
Fig. 8 D is according to the embodiment of the invention, is used to have the block diagram of the typical two-way pad that has programmable regulating resistance of the mobile multimedia processor of bypass functionality.
Fig. 9 be according to the embodiment of the invention, in mobile multimedia processor the process flow diagram of the configuration exemplary steps of signal pad.
Embodiment
Some embodiments of the present invention relate to the method and system of I/O in the mobile multimedia processor (I/O) pad.Host bus interface and/or the input from bus interface, output and/or two-way pad can provide bypass capability through configuration when mobile multimedia processor shutdown or dormancy.The ability that this pad can be used to provide the rising electromotive force and reduce electromotive force.This rising electromotive force and programming with reducing the active attitude of electromotive force ability.This method provides a kind of framework flexibly, and this framework carries out the high speed bypass operation by mobile multimedia processor between host-processor and peripherals.
Figure 1A is the schematic block diagram according to the mobile multi-medium system of the embodiment of the invention.With reference to Figure 1A, mobile multi-medium system 105 comprises mobile multimedia equipment 105a, TV 101h, PC 101k, integrated camera 101m, external memorizer 101n, integrated LCD displays 101p.Mobile multimedia equipment 105a can be cell phone or other handheld communication devices.Mobile multimedia equipment can comprise mobile multimedia processor (MMP) 101a, antenna 101d, audio block 101s, radio frequency (RF) piece 101e, Base-Band Processing piece 101f, LCD display 101b, keyboard 101c and camera 101g.
MMP 101a comprises suitable circuit, logic and/or coding, is used to carry out video and/or the multimedia processing of mobile multimedia equipment 105a.MMP 101a can further comprise a plurality of integrated interfaces, and described integrated interface is used to support one or more external equipments that are connected to mobile multimedia equipment 105a.For example, MMP 101a can support to be connected with integrated LCD displays 101p's with TV 101h, PC 101k, integrated camera 101m, external memorizer 101n.
During operation, mobile multimedia equipment can pass through antenna 101d received signal.The signal that receives can be processed into the RF signal by RF piece 101e, and this RF signal can be converted into baseband signal by Base-Band Processing piece 101f.Then, this baseband signal can be handled by MMP 101a.Can also receive audio frequency and/or vision signal by integrated camera 101g, TV 101h, PC 101k and/or integrated camera 101m.In processing procedure, MMP 101a uses outer data of separating after storer 101n comes memory processes.For example, the voice data after the processing can be delivered to audio block 101s, and the processed video data can be passed to this LCD101b or this TV 101h.Keyboard 101c can be used for transmission process order and/or data, and this order and/or data are used for the audio or video data processing by the MMP101a request.
Figure 1B is the schematic block diagram according to the mobile multimedia processor of the embodiment of the invention.With reference to Figure 1B, mobile multimedia processor 102 comprises suitable logic, circuit and/or coding, is used to carry out the video and/or the multimedia processing of hand-hold multimedia product (equipment).For example, can be video record/playback, mobile TV and 3 dimension moving games designs and optimization mobile multimedia processor 102 by adopting peripherals integration and Video processing core.Mobile multimedia processor 102 can comprise Video processing core 103, RAM (random access memory) 104, simulated block 106, direct memory access (DMA) controller 163, video interface 142, memory block interface 144, SD card 146, JTAG (structure JTAG) interface 148, TV output interface 150, usb 1 52, camera interface 154, host interface 129.Mobile multimedia processor 102 also comprises serial peripheral interface (SPI) 157, universal asynchronous reception/transmission (UART) interface 159, general I/O (GPIO) pin 164, display controller 162, external memory interface 158 and second external memory interface 160.
Video processing core 103 comprises suitable circuit, logic and/or coding, can be used for carrying out the Video processing of data.RAM 104 comprises suitable logic, circuit and/or coding, is used for memory feature and carries data such as video data.For example, in one embodiment of the invention, RAM 104 can be used for storing the 10M sheet and carries data.The size that sheet carries RAM 104 is determined by cost or other factors such as die size.
Simulated block 106 comprises switched-mode power supply (SMPS) piece and phase-locked loop (PLL) piece.In addition, simulated block 106 comprises that also sheet carries the SMPS controller, and this SMPS control is used to produce core voltage.This core voltage can also be controlled power management according to demands such as the speed software set of for example mobile multimedia processor 102.
In an exemplary embodiments of the present invention, normal core work voltage range about 0.8 volt (V) can drop to about 0.6 volt to 1.2 volts under the park mode.Simulated block 106 can comprise a plurality of PLL, is used to peripherals to generate the clock of about 195kHz to 200kHz.Based on the type of using, can adopt other magnitude of voltage and clock speed.Mobile multimedia processor 102 comprises a plurality of power supply operational modes, as operation (run), standby (sleep), dormancy (hibernate) and shutdown (power down).According to embodiments of the invention, mobile multimedia processor 102 comprises bypass mode, and this bypass mode allows the storer of main frame accessed peripheral mapping under shutdown mode.Under bypass mode, mobile multimedia processor 102 is directly controlled display when machine normally moves; Mobile multimedia processor 102 allows the Host Administration display under the machine standby mode.
Audio block 108 comprises suitable logic, circuit and/or coding, by built-in integrated circuit audio frequency (I 2S), pulse code modulation (pcm) or audio coding (AC ' 97) interface 142 or other suitable interfaces are communicated by letter with mobile multimedia processor 102.At AC ' 97 and/or I 2Under the S interface case, available suitable Audio Controller, processor and/or circuit are exported AC ' 97 and/or I respectively with aggressive mode or follower mode 2The S audio frequency.Under the situation of pcm interface, available suitable Audio Controller, processor and/or circuit allow to input or output phone and high-quality stereo audio.Pcm audio controller, processor and/or circuit comprise and independently send and receive first-in first-out (FIFO) impact damper, can adopt DMA to reduce the expense of processor.Audio block 108 also comprises audio input port, audio output port and loudspeaker/microphone interface (not shown among Figure 1B).
Mobile multimedia equipment 100 comprises at least one pocket memory I/O piece.In this respect, for example, memory stick piece 110 comprises suitable logic, circuit and/or coding, communicates by letter with mobile multimedia processor 102 by memory block interface 144.For example, SD fixture block 112 comprises suitable logic, circuit and/or coding, communicates by letter with mobile multimedia processor 102 by SD interface 146.For example, multimedia card (MMC) also can be used for communicating by letter with mobile multimedia processor 102 by SD card 146.Mobile multimedia equipment 100 also can comprise other pocket memory I/O piece such as x+D I/O card.
For example, debugging piece 114 comprises suitable logic, circuit and/or coding, communicates by letter with mobile multimedia processor 102 by JTAG (JTAG) interface 148.Debugging piece 114 is used to visit the address space of mobile multimedia processor 102 and carries out boundary scan by emulation interface.Can also adopt other test access port (TAPs).For example, can adopt PAL/NTSC standard TV output interface 150 and TV and communication, adopt USB1.1 or other variants, communicate by letter with PC from port interface 152.For example, camera 120 and/or 122 comprises suitable logic, circuit and/or coding, communicates by letter with mobile multimedia processor 102 by the original CCIR of multi-format (Consultative Committee on International Radio (CCIR)) 601 camera interfaces 154.For example, camera interface 154 can adopt windowing with the subsample function mobile multimedia processor 102 to be connected with the mobile TV front end.
SPI main interface 157 comprises suitable circuit, logic and/or coding, is used for the control chart image-position sensor.Be operated under the bareheaded pattern, can carry out two kinds of chips by interruption or dma controller 163 and select.In addition, mobile multimedia processor 102 also comprises a plurality of general input and output (GPIO) pin 164, and GPIO pin 164 is used to the User Defined input and output or connects inner peripheral equipment.Display controller 162 comprises suitable circuit, logic and/or coding, is used to support up to the multiple demonstration of XGA resolution and handles 8/9/16/18/21 video data.
For example, base band flash memory (flash memory) 124 receives data by 8/16 bit parallel host interface 129 from mobile multimedia processor 102.Host interface 129 is used to provide binary channels and the data register with absolute address, and the storage space of mobile multimedia processor 102 can directly be read and/or write to host-processor by described data register.Base-Band Processing piece 126 comprises suitable logic, circuit and/or coding, is used for the RF signal is converted into baseband signal, and by host interface 129 baseband signal is passed to mobile multimedia processor 102.RF processing block 130 comprises suitable logic, circuit and/or coding, is used for by antenna 132 received signals, and the RF signal that receives is passed to Base-Band Processing piece 126.Host interface 129 comprises the two software passages with high-effect bypass mode.
For example, main LCD 134 is by the data of display controller 162 receptions from the mobile multimedia processor 102 and/or the second external memorizer interface 160.Display controller 162 comprises suitable logic, circuit and/or coding, is used to drive built-in TV output function, or is used to connect a series of LCD.Display controller 162 can be used for supporting a series of screen buffer forms and adopts the directly Video processing efficient of access screen buffering, raising Video processing core 103 of direct memory channel (DMA).NTSC and PAL raster format all can be generated to drive TV output by display controller 162.Extended formatting such as "systemme electronique couleur avec memoire" standard also controlled device 162 are supported.
In one embodiment of the invention, display controller 162 is used to support a plurality of displays, comprises interlace monitor such as TV and/or noninterlace display such as LCD.Display controller 162 can be discerned type of display and type of display is passed to dma controller 163.Dma controller 163 passes through display controller 162 with staggered or noninterlace mode reading of data, and gives interlace monitor or the noninterlace display that is connected with mobile multimedia processor 102 data transfer that reads.
For comprising suitable logic, circuit and/or coding, communicate by letter with mobile multimedia processor 102 as the second external memorizer interface by the second external memorizer interface with LCD 136.Mobile multimedia processor 102 comprises RGB external data bus.Mobile multimedia processor 102 is by pixel level interpolation and the output of configurable refresh rate enlarged image.
Optional flash memory 138 comprises suitable logic, circuit and/or coding, communicates by letter with mobile multimedia processor 102 by external memorizer interface 158.Optional single channel random access memory (SDRAM) 140 comprises suitable logic, circuit and/or coding, by the data of external memorizer interface 158 receptions from mobile multimedia processor 102.Mobile multimedia processor 102 connects external SDRAM 140, SRAM, flash memory 138 and/or external peripherals by external memorizer interface 158.The control and the time sequence information of SDRAM 140 and other asynchronous devices can be configured by mobile multimedia processor 102.
Mobile multimedia processor 102 also comprises second memory interface 160, but (memory-mapped) LCD and the external peripherals of interface 160 connected storage maps.Second memory interface 160 comprises suitable logic, circuit and/or coding, is used for mobile multimedia processor 102 is connected to low-speed device and reduces the access speed of external memorizer.Second memory interface 160 provide 16 data lines as 6 chip selection/address wires and be provided for starting, the program bus sequential of visit and retention time.Mobile multimedia processor 102 supports to have the NAND/NOR flash memory of NAND startup and high speed DMA.
In operation, mobile multimedia processor 102 is supported multiple display format, and described display format is used for the video data after the display process.For example, the staggered and/or external display of noninterlace is connected with mobile multimedia processor 102 by display controller 162.The software of operation is given dma controller 163 type transfer of external display in mobile multimedia processor 102.Then, dma controller 163 visit sheets carry RAM 104 and read processed video information in the staggered or noninterlace mode corresponding to external type of display.
Figure 2 shows that according to the host interface of the mobile multimedia processor of the embodiment of the invention and the schematic block diagram of peripheral interface system.As shown in Figure 2, this system 200 comprises host-processor 202, mobile multimedia processor 204, LCD (LCD) 206.Mobile multimedia processor 204 can comprise latch 208.Host-processor 202 comprises suitable logic, circuit and/or coding, can be used for controlling the part operation of mobile multimedia processor 204, also can be used for data are sent in the mobile multimedia processor 204.
Mobile multimedia processor 204 can comprise suitable logic, circuit and/or coding, is used to carry out the video and/or the multimedia processing of hand-hold multimedia product.Mobile multimedia processor 102 among Figure 1B has shown the running of mobile multimedia processor 104 fully.In addition, mobile multimedia processor 204 can also be with tupe or bypass mode operation.Under tupe, the information or the signal that send mobile multimedia processor 204 to are moved multimedia processor 204 processing.Under bypass mode, the information or the signal that send mobile multimedia processor 204 to directly are not moved multimedia processor 204 processing by mobile multimedia processor 204.Latch 208 can comprise suitable logic, circuit and/or coding, is used to send data to peripherals, as LCD 206.
Host interface between host-processor 202 and the mobile multimedia processor 204 can comprise that host data signal H_D, host address signal H_A, main frame read select signal (read select signal) HRD_N, host chip select signal HCE_N and main frame to write and enable signal (write enable signal) H_WE.Peripheral interface between LCD 206 and the mobile multimedia processor 204 can comprise data exit signal D_OUT, address exit signal A_OUT and write enables exit signal WE_OUT.
The H_D signal can comprise a plurality of binary bit of information, as 16, can transmit between host-processor 202 and mobile multimedia processor 204.The H_D signal can send other equipment in the mobile multimedia equipment to.The H_A signal can comprise a plurality of binary addresses position, as 3, can transmit between host-processor 202 and mobile multimedia processor 204.The H_WE signal can comprise writing enables signal, and this writes enables signal and can transmit between host-processor 202 and mobile multimedia processor 204.
The A_OUT signal can comprise a plurality of binary addresses position, as 6, and can be in mobile multimedia processor 204 and 206 transmission of LCD.A plurality of positions from the A_OUT signal for example, at least 4, can be transmitted to other equipment such as LCD and/or flash memory.The D_OUT signal can comprise a plurality of binary bit of information, as 8 or 16, and can be in mobile multimedia processor 204 and 206 transmission of LCD.The WE_OUT signal can comprise writing enables signal, and this writes enables signal and can transmit between mobile multimedia processor 204 and LCD206.For example, mobile multimedia processor 204 sends signal A_OUT, D_OUT and WE_OUT to LCD 206 by latch 208.
In the operation, when mobile multimedia processor 204 moved with tupe, the information that mobile multimedia processor 204 is handled from host-processor 202 sent to peripherals such as LCD 206 to the information after handling again.In this, host-processor 202 can be given mobile multimedia processor 204 data transfer by signal H_D, described data are written into the position based on address signal H_A, and this address signal H_A is also passed to mobile multimedia processor 204 by host-processor 202.Host-processor 202 can also by signal H_WE make mobile multimedia processor 204 the data storage of transmitting among the signal H_D in position based on address signal H_A.Mobile multimedia processor 204 can be carried out series of processing steps to the data that receive through signal H_D, and result is outputed to as among the LCD 206.This output can be stored in the latch before being delivered to LCD206.The output of latching can comprise output data, OPADD and write enables signal, wherein, can be respectively by signal D_OUT, signal A_OUT and signal WE_OUT above-mentioned output data, OPADD with write and enable signal and pass to LCD 206.WE_OUT make LCD 206 the data storage among the signal D_OUT in position based on address signal A_OUT.
Fig. 3 A is the schematic block diagram according to the bypass logic system of the mobile multimedia processor of the embodiment of the invention.With reference to figure 3A, the mobile multimedia processor 204 among Fig. 2 comprises bypass logic and I/O piece 302, analog functuion piece 304, core logic piece 306 and a plurality of pad 310.Bypass logic and I/O piece 302 can comprise bypass logic piece 308.
A plurality of pad 310 comprise suitable logic and/or circuit, can be integrated in the mobile multimedia processor 204, can be used as the interface of mobile multimedia processor 204 internal circuits and external circuit.These a plurality of pad 310 can be grouped into host interface bus 312, host bus interface 314 and second bus interface 316.The host bus related with host bus interface 312 is called main bus, and the main bus related with the host bus interface 314 and second bus interface 316 is called from bus.Host bus interface 312 is carried out Data transmission and is manipulated the Vdd_I/O_1 supply voltage; Host bus interface 314 carries out Data transmission and manipulates the Vdd_I/O_2 supply voltage; Second bus interface 316 is carried out Data transmission and is manipulated the Vdd_I/O_3 supply voltage.For example, the level that passes to the signal that spreads out of from the signal of bus with since bus can change.Can provide Vdd_I/O_1 supply voltage, Vdd_I/O_2 supply voltage and Vdd_I/O_3 supply voltage by at least one pad 310.
Bypass logic and I/O piece 302 comprise suitable logic, circuit and/or coding, are used to support the bypass mode operation of mobile multimedia processor 204.In this, in certain embodiments, bypass logic and I/O piece 302 can use bypass logic piece 308 and logic and/or the circuit related with a plurality of pad 310.Bypass logic and I/O piece 302 use supply voltage such as the Vdd_I/O_1 voltage in the host bus interface 312 power supply to be provided for bypass logic piece 308.In the embodiment of some mobile multimedia processors 204, with respect to the pad of host bus interface 314 or the pad of second bus interface 316, the pad in bypass logic and I/O piece 302 positions and the host bus interface 312 is more approaching.Supply voltage Vdd_I/O_1, Vdd_I/O_2 and/or Vdd_I/O_3 are used in the operation of bypass logic and I/O piece 302, and wherein, the supply voltage scope is about 1.5V to 2.8V.
Bypass logic piece 308 comprises suitable logic, circuit and/or coding, communicating by letter between the host-processor 202 that is used to provide shown in Figure 2 and at least one peripherals, and this peripherals is connected on the mobile multimedia processor 204.Analog functuion piece 304 comprises suitable logic, circuit and/or coding, is used to generate a plurality of system data signals of bypass logic and 302 uses of I/O piece.For example, the system data signal can show whether have USB or other external buss, perhaps shows whether will adopt bypass mode.The Vdd_A that the operation of analog functuion piece 304 at least a portion is to use the simulating signal of supply voltage such as host interface bus 312 to provide provides power.
Core logic piece 306 comprises suitable logic, circuit and/or coding, can be used for carrying out the multimedia processing operation of data, video and/or audio content.Above-mentioned data, video and/or audio content are provided by host-processor 202, perhaps by the peripherals that is connected to mobile multimedia processor 204 by providing from one of bus.Core logic piece 306 can move under the voltage of 1.2V.
In the operation, when core logic piece 306 shutdown of mobile multimedia processor 204 or dormancy, bypass logic piece 308 activates.Use bypass logic piece 308, can make host-processor 202 and for example LCD 206 direct communications, and without the processing of mobile multimedia processor 204.In this, for example, mobile processor 204 is communicated by letter with host-processor 202 by host bus interface 312, communicates by letter with LCD 206 by the host bus interface 314 or second bus interface 316.Can select one from bus and send to selecteed to the suitable host bus cycle from bus by bypass logic piece 308 at every turn.Bypass logic piece 308 can use level conversion to adapt to the different I/O voltage of other ports automatically.When core logic piece 306 in when operation, bypass logic piece 308 can not enabled.For example, analog functuion piece 304 can be carried out and enable/forbid bypass logic piece 308.
Fig. 3 B is the process flow diagram that moves the bypass mode exemplary steps in mobile multimedia processor according to the embodiment of the invention.Shown in Fig. 3 B, behind the setting up procedure 322, in step 324, for mobile multimedia processor 204 is selected communicating by letter between host bus interfaces 314 or second bus interface 316 and the host bus interface 312 shown in Fig. 3 A.In step 326, determine the operational mode of mobile multimedia processor 204.When core logic piece 306 is not switched off when not having dormancy yet, mobile multimedia processor 204 may be just with the tupe operation, and operation just remaining on step 326.When core logic piece 306 is switched off or during dormancy, mobile multimedia processor 204 may be just with the bypass mode operation, process flow diagram 320 forwards step 328 to.
In step 328, analog functuion piece 304 produces system data to activate the bypass operation pattern in the bypass logic piece 302.In step 330, dispose bypass logic piece 302 based at least a portion of the system data that in step 328, generates by analog functuion piece 304.In step 332, by bypass logic and I/O piece 302 carry out host bus interface 312 and selection in step 324 from communicating by letter between the bus.In step 334, determine the operational mode of mobile multimedia processor 204.When core logic piece 306 did not power up, mobile multimedia processor 204 may be just with the bypass operation mode operation, and operation just remains on step 334.When core logic piece 306 has powered up, mobile multimedia processor 204 may be just to handle the operator scheme operation, and process flow diagram 320 forwards step 336 to.
In step 336, analog functuion piece 304 energy production system data are with the bypass operation pattern of forbidding bypass logic piece 302.In step 338, dispose bypass logic piece 302 based at least a portion of the system data that in step 336, generates by analog functuion piece 304.In step 340, by core logic piece 306 carry out selection in host bus interface 312 and the step 324 from communicating by letter between the bus.After step 340, process flow diagram 320 is carried out end step 342.
Fig. 4 is the synoptic diagram of realizing according to the typical bypass logic function of the embodiment of the invention.As shown in Figure 4, the bypass logic piece 308 among Fig. 3 A can comprise signal strobe maker 402, address decoder 406, control register 408, o controller 410, address register 412, OPADD piece 414, data latches 416, writing data blocks 418 and read block 420.Signal strobe maker 402 comprises deglitch piece 404.
Address decoder 406 comprises suitable logic, circuit and/or coding, receives from the address information of host-processor 202 and the address information of decoding and receiving by host bus interface 312.Address decoder 406 can pass to the decoded address information of at least a portion control register 408, address register 412 and data latches 416.Control register 408 comprises suitable logic, circuit and/or coding, is used to receive and handle the data from host bus interface 312, also can be used for receiving from the address information of address decoder 406 and for generating control signal from bus.In this, data can be thought the content from 202 receptions of main frame processor.Data after control register 408 can be handled at least a portion and/or the decode address information after the processing are transferred to o controller 410.
Address register 412 comprises suitable logic, circuit and/or coding, and being used to receive and handle from the data message of host bus interface 312 and the decode address information that is used to receive from address decoder 406 also is from bus calculated address information.Data after address register 412 can be handled at least a portion and/or the decode address information after the processing are transferred to OPADD piece 414.Data latches 416 comprises suitable logic, circuit and/or coding, and being used to receive from the data message of host bus interface 312 and the decode address information that is used to receive from address decoder 406 also is to generate data message from bus.Data after data latches 416 can be handled at least a portion and/or the decode address information after the processing are transferred to writing data blocks 418.Read block 420 comprises suitable logic, circuit and/or coding, be used to receive and handle data message, and/or receive from the system data of analog functuion piece 304 and be host bus interface 312 generation data messages from second bus interface 316 or host bus interface 314.
Signal strobe maker 402 comprises suitable logic, circuit and/or coding, is used to handle the control signal that receives from main frame processor 202 by host bus interface 312.In this, use deglitch piece 404 to reduce the preceding limb of gate or the influence of the noise in the data message that main frame bus interface 312 receives, short-time pulse waveform interference and/or delay.
O controller 410 comprises suitable logic, circuit and/or coding, is used to receive the output of control register 408 and/or signal strobe maker 402 and for generating control signal from bus.OPADD bus 414 comprises suitable logic, circuit and/or coding, is used for the output of receiver address register 412 and signal strobe maker 402 and for from bus calculated address information.Input block 418 comprises suitable logic, circuit and/or coding, is used to receive the output of data latches 416 and signal strobe maker 402 and for generating data message from bus.
In operation, come select target from bus interface by input control register 408.When host bus interface 316 is selected, just generate the equipment of suitable selection signal to select to be connected with host bus interface 316.Selecteed expectation address from bus interface is written into the address register 412.By from writing data blocks 418, reading or be written to read block 420, can start from the bus cycles.The host bus cycle can be passed through o controller 410 extend pasts from bus, and allows host-processor 202 directly to visit this selecteed slave unit.The bus timing requirement that host-processor 202 responsible assurances and slave unit meet.In certain embodiments, host-processor 202 can manually be controlled the signal of exporting to slave unit.
The sequential chart that shows the false bus cycles during Fig. 5 A according to an embodiment of the invention.With reference to figure 5A, show chip enable (CE) signal 502 that between host-processor 202 and mobile multimedia processor 204, produces, the sequential requirement of reading gate (RD) signal 504 and write strobe (WR) signal 506 in host bus interface 312.When the preceding limb of RD signal 504 is delayed, just produce skew between CE signal 502 and the RD signal 504.This skew can provide the false bus cycles to occur as RD signal 504 when CE signal 502 also is declared.If the deglitch operation of not carried out by deglitch piece 404 in signal strobe maker 402, these vacation bus cycles can be delivered to the peripherals that is connected with mobile multimedia processor 204.
Fig. 5 B is the sequential chart according to programmable signal delay of the demonstration of the embodiment of the invention and deglitch.With reference to figure 5B, show address signal 508, CE signal 510, RD or WR signal 512, the inside signal strobe 514 that generates by inner gate maker 402 and the sequential requirement that writes data-signal 516.For example, the trailing edge that can postpone inner signal strobe 514 is to remove the noise that host-processor 202 generates, and this noise may be produced by the garble of host-processor 202 with selected peripherals.For example, when resetting bypass logic piece 308, can be made as 0 to the delay that signal strobe maker 402 provides, during the bypass operation pattern, can dynamically adjust this delay by programming gate signal generator 402.
Fig. 6 A is the typical deglitch circuit block diagram according to the embodiment of the invention.With reference to figure 6A, the deglitch piece 404 among Fig. 4 comprises OR door (or door) 602 and edge deglitch/delay block 604.OR door 602 comprises suitable logic and/or circuit, is used to carry out the OR logical operation of CE signal and RD signal.And be that edge deglitch/delay block 604 generates lock (strobe_in) signal.Edge deglitch/delay block 604 comprises suitable logic and/or circuit, be used to receive this go into the lock signal and generate postpone go out the lock signal.Edge deglitch/delay block 604 can utilize selects signal to determine whether that delay is applied to this goes on the lock signal.
Fig. 6 B is the block diagram according to representative edge deglitch/delay block in the deglitch circuit of the embodiment of the invention.With reference to figure 6B, the edge deglitch/delay block 604 among Fig. 6 A comprises that N delay units delay _ 1 610 are to delay _ N 616, multiplexer (MUX) 616 and latch 620.These delay cells comprise suitable logic and/or circuit, are used to provide time delay (time delay).For example, postponing _ 1 610 receives the lock signal and exports the delay version that this goes into the lock signal.Postpone _ 2 612 receive self-dalay _ 1 610 this postpone into the lock signal and additional delay be provided.In certain embodiments, delay unit amount N can change, and promptly different enforcement can utilize the delay cell of varying number.In addition, the kind of the delay element that adopts based on each delay cell, the time delay of each delay cell may be different, also may be similar.
MUX 618 comprises suitable logic, circuit and/or coding, can be used for selecting to be applied to the time delay on the lock signal.In this, MUX 168 selects the time delay to obtain expecting from the output of delay cell.Can use and select signal dynamically to select to expect time delay.Latch 620 comprises suitable logic and/or circuit, is used to latch the output of MUX and generates the lock signal.Availablely go into the lock signal time and preset latch 620.
In operation, going into the lock signal also can be expanded through these delay cells by 604 receptions of edge deglitch/delay block.In case this goes into the lock signal extension through at least one delay cell, this selection signal can be used to go into lock signal or this at this and go between the time delay version of lock signal to select.What for example, this selection signal can be used for selecting not containing time delay goes into the output of lock signal as MUX 618.In another embodiment, this selection signal can be used for selecting from the output of these delay cells this to go into the output of the time delay version of lock signal as MUX 618.In either case, exist by the signal extension of MUX 618 and the minimum delay that 620 operations are introduced through latch.
Fig. 7 A and Fig. 7 B are respectively the time delay figure that provides under different temperatures and supply voltage according to the embodiment of the invention, by the first delay element type and the second delay element type.With reference to figure 7A, show the time delay figure of A type element in the delay cell in the time delay interval that the about 1.35V to 3.08V of supply voltage scope, temperature provide under for-20 ℃ to 85 ℃.For example, A type element is in the time delay that provides under 85 ℃, in described supply voltage scope in the curve 700 expression delay cells, and time delay unit is nanosecond (ns).Similarly, curve 702 and 704 represents that respectively A type element in the delay cell is 25 ℃ down and under-20 ℃, the time delay that provides in described supply voltage scope.
With reference to figure 7B, show the time delay figure of Type B element in the delay cell in the time delay interval that the about 1.35V to 3.08V of supply voltage scope, temperature provide under for-20 ℃ to 85 ℃.For example, the Type B element is in the time delay that provides under 85 ℃, in described supply voltage scope in the curve 710 expression delay cells, and time delay unit is nanosecond (ns).Similarly, curve 712 and 714 represents that respectively Type B element in the delay cell is 25 ℃ down and under-20 ℃, the time delay that provides in described supply voltage scope.
A type or Type B element can be used in the delay cell shown in Fig. 6 B, to feed the lock signal and/or this delay version of going into the lock signal provides time delay.In this, based on the service condition of mobile multimedia processor 204,, need to select A type element or Type B element and delay unit amount in the delay cell for suitable delaying is provided.Some example is to comprise the delay cell of A type element and combination that at least one comprises the delay cell of Type B element generates time delay by at least one.Be the delay element that comprises in the delay cell more than in addition.Delay the result that element and Type B are delayed element though set forth the A type at this, the embodiment of edge deglitch/delay block 604 be not subjected to limit.
The deglitch mechanism of high-speed communication of providing support during except the core logic 306 in bypass mobile multimedia processor 204, can also carry out the support that input, output and/or two-way pad in host bus interface 312, host bus interface 314 and/or second bus interface 316 provides bypass mode.
Fig. 8 A is the block diagram of mobile multimedia processor typical case input pad that is used to have bypass capability according to the embodiment of the invention.With reference to figure 8A, input pad system 800 comprises contact pad 802, input buffer 803, AND door (with door) 804 and 806, resistor (R) 808 and clamping block 810.Contact pad 802 comprises suitable hardware, be used for connecting the signal that has the external equipment of internal circuit from mobile multimedia processor 204, for example core logic piece 306 or have other external unit by the bypass logic piece 308 in the mobile multimedia processor 204.For example, contact pad 802 can be used for receiving the signal from the equipment that is connected with host bus interface 312, host bus interface 314 and/or second bus interface 316.Input buffer 803 comprises suitable logic and/or circuit, and the current drives (current drive) that is used to provide necessary is to send to information the input end of AND door 804 and 806.In this, input buffer 803 can be based on the capacitive load that is provided by the input to AND door 804 and AND door 806, and in certain embodiments, input buffer 803 comprises more than an anti-phase current transformer so that sufficient current drives to be provided.In this, during pad, need to use input buffer 803 away from contact when the AND door 804 or the AND door 806 of driven equipment shown in Fig. 8 A so that more current drives to be provided.
Resistance R 808 resistances are about 30 ohm, and being used for provides the rising electromotive force or reduce the electromotive force ability on contact pad 802.Enable rising electromotive force (PUE) or enable reduction electromotive force (PDE) signal and be used for connecting contact pad 802 with power respectively (IOVDD) or ground connection (IOVSS).For example, rising electromotive force and the operation of reduction electromotive force all are programmable.In certain embodiments, enable rising electromotive force and IOVDD and be closely connected, reduce electromotive force and IOVSS is closely connected and enable.Clamping block 810 can comprise suitable logic and/or circuit, prevents concurrent rising electromotive force and the operation that reduces electromotive force in input pad system 800.
AND door 804 can comprise suitable logic and/or circuit, is used at bypass selection signal (BYPASSN) and actuating logic AND operation on from the input signal of contact pad 802.For example, when the BYPASSN electromotive force was high, the output DOUT of AND door 804 was the input signals from contact pad 802.In this, for example, can be connected to core logic piece 306 to output DOUT.AND door 806 can comprise suitable logic and/or circuit, be used for core processing enable designature (DOUTIOVDDEN) and from the input signal of contact pad 802 on actuating logic AND operation.When DOUTIOVDDEN electromotive force low (low), the output DOUTIOVDDEN of AND door 806 is the input signals from contact pad 802.In this, output DOUTIOVDDEN for example can be connected on the bypass logic piece 308.
Fig. 8 B is the block diagram of mobile multimedia processor typical case output pad that is used to have bypass capability according to the embodiment of the invention.With reference to figure 8B, output pad system 820 can be three-stable state pad, and can comprise contact pad 802, output buffer 822, multiplexer 824, impact damper 826, resistor (R) 808, clamping block 810.Wherein, contact pad 802, R 808 and clamping block 822 similar to shown in Fig. 8 A in fact.Output buffer 822 comprises suitable logic and/or circuit, and the current drives that is used to provide necessary is to send to information contact pad 802.In this, output buffer 822 is based on the capacity load that offers contact pad 802.In certain embodiments, output buffer 822 can comprise more than one not gate so that enough current drives to be provided.Drive strength selects (SC) signal to can be used for revising the driving that is provided by output buffer 822.Bypass selects signal (BYPASSN) to can be used for selecting the output signal from core logic piece 306 to drive, and based on signal ECVDD and DINCVDD, perhaps from bypass logic piece 308 and based on signal EIOVDD and DINIOVDD.Impact damper 826 can comprise suitable logic and/or circuit, is used for the output signal level conversion.
Fig. 8 C is the block diagram of typical two-way pad of mobile multimedia processor that is used to have bypass capability according to the embodiment of the invention.With reference to figure 8C, two-way pad system 840 comprises the partial logic and/or the circuit of input pad system 800, is used for a signal that receives from contact pad 802 is driven into core logic piece 306 or bypass logic piece 308.In addition, two-way pad system 840 also comprises partial logic and/or the circuit of exporting pad 820, is used for a signal that receives from core logic piece 306 or bypass logic piece 308 is driven into contact pad 802.Two-way pad system 840 also comprises the suitable logic of setting forth among Fig. 8 A and Fig. 8 B, and selected risings or the reduction of contact pad electromotive force are provided.
Two-way pad system 840 can also be with input pattern or output mode operation except with the two-way mode operation.When moving with input pattern, two-way pad system 840 is the same as input pad system 800, moves by using suitable control signal; When moving with output mode, two-way pad system 840 is the same as output pad system 820, moves by using suitable control signal.No matter be with two-way mode operation, still with input pattern or output mode operation, two-way pad system 840 all supports bypass mode or handles operator scheme.
Fig. 8 D is the block diagram that has the typical two-way pad of programmable transfer resistance in the mobile multimedia processor with bypass capability according to the embodiment of the invention.With reference to figure 8D, two-way pad system 860 is different with the two-way pad system 840 shown in Fig. 8 C.Rising electromotive force and to reduce the electromotive force ability be programmable in the two-way pad system 860 shown in Fig. 8 D.In this, two-way pad system 860 comprises impact damper 864 and trigger 862 is programmed.This programming impact damper 864 can comprise suitable logic and/or circuit, can be used for the level conversion of PUE and PDE and clock signal (PULLPRCLK).The PULLPRCLK signal can be used for PUE and PDE signal timing to d type flip flop 862 to select the rising electromotive force or to reduce the electromotive force function.
In certain embodiments, comprise the interior supply voltage of pad group measurement group automatically of a plurality of outputs and/or two-way pad, and be fit to these driving forces of exporting pad and/or two-way pad so that to be provided suitable rise time and fall time.Can assess in specific voltage range, to use, as 1.5V to 2.8V input, output and/or two-way pad.In this, the voltage in this scope has the difference of allowing, as approximately ± 10%.
Fig. 9 is the exemplary steps process flow diagram according to signal pad in the embodiment of the invention configuration mobile multimedia processor.With reference to figure 9, after step 902 beginning, in step 904, determine whether the pad that will dispose is input pad, this pad that will dispose is at host bus interface 312 or host bus interface 314 or on bus interface 316.If the pad that will dispose is input pad, step 906 operates in the bypass operation pattern or handles operator scheme based on mobile multimedia processor 204 and generates signal BYPASSN and DOUTIOVDDEN so.If the pad that will dispose is not input pad, process flow diagram 900 forwards step 908 to so.
In step 908, determine whether the pad that will dispose is output pad.If the pad that will dispose is output pad, step 910 operates in the bypass operation pattern or handles operator scheme based on mobile multimedia processor 204 and generates ECVDD, EIOVDD, BYPASSN, DINCCVDD, DINIOVDD and SC so.If the pad that will dispose is not output pad, this pad is exactly two-way pad so, and process flow diagram 900 forwards step 912 to.In step 912, for two-way pad able to programme and that do not programme generates DOUTIOVDDEN, ECVDD, EIOVDD, BYPASSN, DINCCVDD, DINIOVDD and SC.
In step 914, the electromotive force of definite pad that will dispose is elevated to IOVDD or is reduced to IOVSS.In this, the value of IOVDD and IOVSS depends on the bus interface at this pad place.When the pad electromotive force after the configuration was raised or reduces, process flow diagram 900 forwarded step 916 to, in step 916, generated the desired value of PUE, PDE and/or PULLPRCLK.For the programmable two-way pad described in Fig. 8 D, signal PULLPRCLK is used for programming to the pad that electromotive force is elevated to IOVDD or with the pad that electromotive force is reduced to IOVSS.When the pad electromotive force after the configuration was not raised or reduces, process flow diagram 900 forwarded step 918 to, and flow process finishes.
Here the method for being set forth provides a kind of framework flexibly, and this framework provides host-processor to communicate by letter with the high speed bypass between peripherals by mobile multimedia processor.
The present invention can pass through hardware, software, and perhaps soft, combination of hardware realizes.The present invention can realize with centralized system at least one computer system, perhaps be realized with dispersing mode by the different piece in the computer system that is distributed in several interconnection.Anyly can realize that the computer system of described method or miscellaneous equipment all are applicatory.The typical combination of software and hardware can be the general-purpose computing system that computer program is installed, and by installing and carry out described program-con-trolled computer system, it is moved by described method.In computer system, utilize processor and storage unit to realize described method.
The present invention can also implement by computer program, and described program product comprises whole features that can realize the inventive method, when it is installed in the computer system, by operation, can realize method of the present invention.Computer program in the presents refers to: one group of any expression formula of instructing that can adopt any language, code or symbol to write, this instruction group makes system have information processing capability, with direct realization specific function, or after carrying out following one or two step, realize specific function: a) convert other Languages, coding or symbol to; B) reproduce with different material forms.
Although the present invention describes by certain specific embodiment, it will be appreciated by those skilled in the art that, without departing from the present invention, can also carry out various conversion and be equal to alternative the present invention.In addition, at particular condition or concrete condition, can make various modifications to the present invention, and not depart from the scope of the present invention.Therefore, the present invention is not limited to disclosed specific embodiment, and should comprise the whole embodiments that fall in the claim scope of the present invention.
The request date of application of the present invention be February 12 in 2005 Japan and the United States state provisional application sequence number be 60/652,428 patent priority.

Claims (10)

1, a kind of method by integrated circuit transmission signal is characterized in that, comprising:
Receive data by mobile multimedia processor, described mobile multimedia processor has at least one integrated contact region thereon;
Generate at least one control signal, described at least one contact region of described control signal control is characterized in that:
If the data of described reception will be handled by described mobile multimedia processor, allow described mobile multimedia processor to handle the data of described reception by at least one control signal of described generation;
If the data of described reception will not handled by described mobile multimedia processor through described mobile multimedia processor, at least one control signal by described generation is enabled bypass mode, allows the data of described reception not handled by described mobile multimedia processor by described mobile multimedia processor via described at least one contact region.
2, method according to claim 1, it is characterized in that, when the data of described reception will be by described mobile multimedia processor, comprise further and give external equipment that at least one other contact region is connected on described external equipment and the described mobile multimedia processor with the data transfer of described reception.
3, method according to claim 1 is characterized in that, when the data of described reception will be handled by described mobile multimedia processor, further comprises the data by the described reception of processing circuit processes in the described mobile multimedia processor.
4, a kind of method by integrated circuit transmission signal is characterized in that, comprising:
Generate at least one control signal, described control signal control is integrated at least one contact region on the mobile multimedia processor, it is characterized in that:
If output data is handled by described mobile multimedia processor, allow described output data to be sent to external equipment by described at least one control signal;
If described output data is not handled by described mobile multimedia processor through described mobile multimedia processor, enable bypass mode by described at least one control signal, allow described output data is sent to described external equipment;
By described at least one contact region that is integrated on the described mobile multimedia processor described output data is sent to described external equipment.
5, a kind of method by integrated circuit transmission signal is characterized in that, comprising:
Generate at least one control signal, a plurality of direction modes of at least one contact region on the described control signal control mobile multimedia processor, described a plurality of direction mode comprises two-way mode, input pattern and output mode, and wherein each pattern comprises bypass mode and tupe;
Enable one of described a plurality of direction modes, at least one control signal by described generation is controlled described bypass mode and tupe, wherein, if sending the data of described mobile multimedia processor to will be handled by described mobile multimedia processor, enable tupe by described control signal, the data that send described mobile multimedia processor to are handled by described mobile multimedia processor; If sending the data of described mobile multimedia processor to will not handled by described mobile multimedia processor through described mobile multimedia processor, enable bypass mode by described control signal, the data that send described mobile multimedia processor to directly by and do not handled by described mobile multimedia processor.
6, a kind of system by integrated circuit transmission signal is characterized in that, comprising:
Be integrated at least one contact region on the mobile multimedia processor, described mobile multimedia processor receives data;
Produce the circuit of at least one control signal, described at least one contact region of described control signal control is characterized in that:
If the data of described reception will be handled by described mobile multimedia processor, allow to handle by described mobile multimedia processor the data of described reception by at least one control signal of described generation; With
If the data of described reception will not handled by described mobile multimedia processor through described mobile multimedia processor, at least one control signal by described generation is enabled bypass mode, allows the data of described reception not handled by described mobile multimedia processor by described mobile multimedia processor via described at least one contact region.
7, system according to claim 6, it is characterized in that, described system also is included in the circuit that the data of described reception are given the data transfer of described reception will be by described mobile multimedia processor the time external equipment, and other contact region of at least one on wherein said external equipment and the described mobile multimedia processor is connected.
8, system according to claim 6, it is characterized in that, described system further comprises the treatment circuit that is arranged in described mobile multimedia processor, when the data of described reception will be handled by described mobile multimedia processor, and the data of the described reception of described processing circuit processes.
9, a kind of system by integrated circuit transmission signal is characterized in that, comprising:
Generate the circuit of at least one control signal, described control signal control is integrated at least one contact region on the mobile multimedia processor, wherein:
If the data of described mobile multimedia processor output are handled by described mobile multimedia processor, allow described output data to be sent to external equipment by described at least one control signal;
If the data of described mobile multimedia processor output are not handled by described mobile multimedia processor through described mobile multimedia processor, at least one control signal by described generation is enabled bypass mode, allows described output data is sent to described external equipment; With
Described output data is sent to the circuit of described external equipment by described at least one contact region that is integrated on the mobile multimedia processor.
10, a kind of system by integrated circuit transmission signal is characterized in that, comprising:
Generate the circuit of at least one control signal, a plurality of direction modes of at least one contact region on the described control signal control mobile multimedia processor, described a plurality of direction mode comprises two-way mode, input pattern and output mode, and wherein each pattern comprises bypass mode and tupe; With
Enable the circuit of one of described a plurality of direction modes, wherein said bypass mode and tupe are by at least one control signal control of described generation, if sending the data of described mobile multimedia processor to will be handled by described mobile multimedia processor, described tupe is enabled by described control signal, and the data that send described mobile multimedia processor to are handled by described mobile multimedia processor; If sending the data of described mobile multimedia processor to will not handled by described mobile multimedia processor through described mobile multimedia processor, described bypass mode is enabled by described control signal, the data that send described mobile multimedia processor to directly by and do not handled by described mobile multimedia processor.
CNB2006100091006A 2005-02-12 2006-02-13 Method and system for input/output pads in a mobile multimedia processor Active CN100524169C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US65242805P 2005-02-12 2005-02-12
US60/652,428 2005-02-12
US11/335,801 2006-01-19

Publications (2)

Publication Number Publication Date
CN1841268A CN1841268A (en) 2006-10-04
CN100524169C true CN100524169C (en) 2009-08-05

Family

ID=37030325

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006100091006A Active CN100524169C (en) 2005-02-12 2006-02-13 Method and system for input/output pads in a mobile multimedia processor

Country Status (1)

Country Link
CN (1) CN100524169C (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812678A (en) * 1986-03-22 1989-03-14 Hitachi Ltd Easily testable semiconductor LSI device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812678A (en) * 1986-03-22 1989-03-14 Hitachi Ltd Easily testable semiconductor LSI device

Also Published As

Publication number Publication date
CN1841268A (en) 2006-10-04

Similar Documents

Publication Publication Date Title
US7877528B2 (en) System method for I/O pads in mobile multimedia processor (MMP) that has bypass mode wherein data is passed through without being processed by MMP
US20020108011A1 (en) Dual interface serial bus
US8180937B2 (en) System method for I/O pads in mobile multimedia processor (MMP) that has bypass mode wherein data is passed through without being processed by MMP
US6931470B2 (en) Dual access serial peripheral interface
US20070260778A1 (en) Memory controller with bi-directional buffer for achieving high speed capability and related method thereof
EP2470998A1 (en) Hybrid single and dual-channel ddr interface scheme by interleaving address/control signals during dual-channel operation
EP1535169B1 (en) Improved inter-processor communication system for communication between processors
CN100432957C (en) Method for management memory and memory
CN113065172A (en) Method for sharing spi interface bus by multiple devices
US20060182149A1 (en) Method and system for mobile multimedia processor supporting rate adaptation and mode selection
MX2007005812A (en) Multimedia card interface method, computer program product and apparatus.
US7793007B2 (en) Method and system for deglitching in a mobile multimedia processor
CN104917511B (en) A kind of interface circuit of the RF power amplification mould group of the compatible MIPI and GPIO control of energy
US9264529B2 (en) Drive strength adjustment through voltage auto-sense
CN100524169C (en) Method and system for input/output pads in a mobile multimedia processor
US20070001017A1 (en) Reduced complexity multifunction expansion card and method of operating the same
US7814305B2 (en) Apparatus and method for generating reset signals for function chips in a terminal
US20080126713A1 (en) Power-saving control circuit and method
CN201378316Y (en) Universal input/output interface extension circuit and mobile terminal with same
CN114244909A (en) Protocol conversion circuit and related device
CN208190652U (en) A kind of mainboard of full duplex Universal Synchronous Asynchronous serial transceiver
JP5425674B2 (en) IC card
CN115103032B (en) Communication protocol control circuit and chip
CN211719260U (en) Remote voice player based on nbiot transmission technology
CN216527080U (en) Central processing unit, processor module and electronic equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20180507

Address after: Singapore Singapore

Patentee after: Avago Technologies Fiber IP Singapore Pte. Ltd.

Address before: california

Patentee before: Zyray Wireless Inc.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20190828

Address after: Singapore Singapore

Patentee after: Annwa high tech Limited by Share Ltd

Address before: Singapore Singapore

Patentee before: Avago Technologies Fiber IP Singapore Pte. Ltd.