CN101470668B - Computer and method for configuring high speed caching control policy on computer - Google Patents
Computer and method for configuring high speed caching control policy on computer Download PDFInfo
- Publication number
- CN101470668B CN101470668B CN2007103040335A CN200710304033A CN101470668B CN 101470668 B CN101470668 B CN 101470668B CN 2007103040335 A CN2007103040335 A CN 2007103040335A CN 200710304033 A CN200710304033 A CN 200710304033A CN 101470668 B CN101470668 B CN 101470668B
- Authority
- CN
- China
- Prior art keywords
- high speed
- type
- control policy
- speed caching
- virtual
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention provides a computer and a method of configuring high-speed buffer control strategies on the computer, belonging to the field of computers, which is invented for solving the problem of low operating efficiency caused by the nonsupport of Cache control strategy in a client operating system of an existing computer. The method of the invention comprises intercepting the configuration of the client operating system to a virtual high-speed buffer control strategy register, and obtaining the type of a to-be-configured high-speed buffer control strategy, searching for the type mapping corresponded by the type of the high-speed buffer control strategy from a virtual system platform according to the type of the high-speed buffer control strategy, and configuring the type mapping to the virtual high-speed buffer control strategy register. The scheme facilitates the client operating system to support the Cache control strategy type, and the operating efficiency of the client operating system can be greatly improved therefore.
Description
Technical field
The present invention relates to computer realm, be meant the method for configuring high speed caching on a kind of computing machine and the computing machine (Cache) control strategy especially.
Background technology
Development along with computing machine, virtual (Virtual) technology is widely used, Intel Virtualization Technology is to utilize virtual machine (Virtual Machine, be called for short VM) allow to move a plurality of independent operating systems simultaneously on a computer, do not disturb mutually between these operating systems, application program can be moved on the operating system of isolating mutually and be independent of each other, and can simplify the process that reconfigures of software, thereby significantly improve the work efficiency of computing machine.As shown in Figure 1, existing computing machine comprises: Hardware (hardware device, as a computer), VMM (the VM Monitor that is used for resource management, virtual machine manager) and a plurality of operating system, wherein, the operating system of operation software virtual machine is called Host OS (master operating system), the operating system of moving in virtual machine is called Guest OS (client operating system), as: on a computer, Win2000Server has been installed, software virtual machine (as VMWare) is installed on Win2000Server again, utilize software virtual machine can simulate out 3 computing machines, on these 3 computing machines, move DOS respectively, Win98 and (SuSE) Linux OS.Comprise Win2000Server, these 4 operating systems are moved on a computer simultaneously, isolate mutually, disturb mutually, successfully the resource of a computer are divided and are managed by VMM.
In the process of the intercommunication of the CPU of computing machine and internal memory, Cache (cache memory, be called for short high-speed cache) play an important role, cache register is the small-scale between CPU and internal memory, fireballing storer, is used to preserve CPU data commonly used; When preserving the data that CPU will read and write among the Cache, CPU directly visits Cache.Because speed and the CPU of Cache are suitable, CPU just can promptly realize data access under zero wait state.When only not containing the required data of CPU in Cache, CPU just goes access memory.CPU can finish the speeds match between internal memory and the CPU efficiently by means of Cache.
The use-pattern of Cache when different Cache control strategies has determined the CPU access memory.The control strategy of Cache mainly contains: Strong Uncacheable (UC, buffer memory not), Uncacheable (UC-, not buffer memory), Write Combining (WC writes combination), Write Through (WT, write by), Write Back (WB writes and returns).Write Protected (WP, write-protect).Wherein, UC and UC-are not Cache to the read/write memory of CPU; WC lives in the data buffer of elder generation (buffer memory) that write of CPU, and is written to bus with burst mode then, improves total efficient of writing; When WT is the CPU reading of data, from Cache, read earlier, from internal memory, do not read again after not hitting, write Cache and internal memory when writing simultaneously; WB is that CPU only writes to Cache, and is indicated with mark, when the message block that the piece of being write in Cache will be entered replaces, and ability write-once main memory.For example: will be on the address realm of video memory use " WC " strategy, CPU can be on the PCI/AGP bus, a spot of data is many times write assemble once big data and write, and can obtain 2.5 times of liftings with the hypograph transfer rate like this.
At present, under virtual environment, client operating system wants to use Cache control strategy register, just must directly visit the Cache control strategy register in the physical cpu, but client operating system is a plurality of often in the virtual system, if allow each client operating system all directly remove to visit physical cpu, will occur: when one of them client operating system uses Cache control strategy register, promptly in physics Cache control strategy register, write the Cache type that it will use, other client operating system also writes the Cache type that oneself will use, so not only the operational efficiency of each client operating system can not get guaranteeing, and mistake can appear, that is to say, client operating system is not supported Cache policy control mechanism at present, this operational efficiency to Guest OS has very big influence, and for example: Guest OS can not be memory setting " WC " control strategy type, just can not improve the efficient of writing combination.
Summary of the invention
Embodiments of the invention provide the method for configuring high speed caching control policy on a kind of computing machine and the computing machine, make the client operating system of computing machine support Cache policy control mechanism, and the operational efficiency of client operating system is greatly improved thus.
For solving the problems of the technologies described above, on the one hand, provide a kind of computing machine, comprising:
The virtual system platform,
At least two client operating systems are installed on the described virtual system platform;
With described client operating system virtual cache control strategy register one to one;
Described virtual system platform is with the type mapping of the high speed caching control policy type correspondence of described client operating system desire configuration, be transferred to described client operating system, give described client operating system corresponding virtual high speed caching control policy register with described type mapping configuration by described client operating system.
Preferably, above-mentioned virtual system platform comprises: hardware platform and the virtual machine manager that is installed on the described hardware platform.
Preferably, above-mentioned hardware platform comprises: the physics high speed caching control policy register corresponding with described virtual cache control strategy register.
Preferably, above-mentioned client operating system comprises a configuration module, is used for giving described client operating system corresponding virtual high speed caching control policy register with the type mapping configuration of high speed caching control policy type correspondence.
Preferably, above-mentioned virtual machine manager comprises:
One blocking module is connected with described configuration module, is used to tackle the configuration of described configuration module to described virtual cache control strategy register, and obtains the high speed caching control policy type of desire configuration;
One searches module, be connected with configuration module with described blocking module respectively, be used for the high speed caching control policy type obtained according to described blocking module, from described physics high speed caching control policy register, search the type mapping of high speed caching control policy type correspondence, and the type mapping is back to the configuration module of described client operating system, give described virtual cache control strategy register by described configuration module with described type mapping configuration.
Preferably, above-mentioned virtual cache control strategy register is specially: virtual special pattern register; The type of described high speed caching control policy type correspondence is mapped as: the high speed caching control policy types index.
Preferably, above-mentioned virtual cache control strategy register is specially: virtual storage region field type register; The type of described high speed caching control policy type correspondence is mapped as: the machine memory address of described control strategy type correspondence.
On the other hand, also provide the method for configuring high speed caching control policy on a kind of computing machine, comprising:
Tackle the configuration of client operating system to its corresponding virtual high speed caching control policy register, and obtain the high speed caching control policy type of desire configuration, wherein, described client operating system is at least two;
According to described high speed caching control policy type, from the virtual system platform, search the type mapping of high speed caching control policy type correspondence;
Give described client operating system corresponding virtual high speed caching control policy register with described type mapping configuration.
Preferably, above-mentioned virtual cache control strategy register is specially: virtual special pattern register; The type of described high speed caching control policy type correspondence is mapped as: the high speed caching control policy types index.
Preferably, above-mentioned virtual cache control strategy register is specially: virtual storage region field type register; The type of described high speed caching control policy type correspondence is mapped as: the machine memory address of described control strategy type correspondence.
Again on the one hand, provide the method for configuring high speed caching control policy on a kind of computing machine, this computing machine comprises: a virtual system platform and a client operating system that is installed on the described virtual system platform, and this method comprises:
According to the high speed caching control policy type of described client operating system desire configuration, from the virtual system platform, search the type mapping of high speed caching control policy type correspondence;
Described type mapping configuration is given the physics high speed caching control policy register of described virtual system platform.
Preferably, above-mentioned physics high speed caching control policy register is specially: physics special pattern register; The type of described high speed caching control policy type correspondence is mapped as: the high speed caching control policy types index.
Preferably, above-mentioned physics high speed caching control policy register is specially: physical storage area field type register; The type of described high speed caching control policy type correspondence is mapped as: the machine memory address of described control strategy type correspondence.
Technique scheme, by being client operating system difference configuration virtual high speed caching control policy register, and be high speed caching control policy register configuration high speed caching control policy type, when client operating system has only one, also the high speed caching control policy type directly can be disposed the physics high speed caching control policy register of giving hardware platform, make client operating system support Cache policy control mechanism, the operational efficiency of client operating system is greatly improved thus.
Description of drawings
Fig. 1 is a computing machine structural representation in the prior art;
Fig. 2 is an embodiments of the invention computer organization synoptic diagram;
Fig. 3 is a concrete structure synoptic diagram of computing machine shown in Figure 2;
Fig. 4 is a configuring high speed caching control policy method flow synoptic diagram on the embodiments of the invention computing machine;
Fig. 5 is in the flow process shown in Figure 4, and virtual machine manager is searched the synoptic diagram of Cache control strategy type from virtual MSR;
Fig. 6 is in the flow process shown in Figure 4, and virtual machine manager finds Cache control strategy type from physics MSR, and makes up the pairing table item index synoptic diagram of such offset;
Fig. 7 is in the flow process shown in Figure 4, the method flow synoptic diagram of configuration MTRR high speed caching control policy;
Fig. 8 is in the flow process shown in Figure 7, and virtual machine manager finds the machine memory address of real Cache control strategy correspondence from physics MTRR, and this machine memory address is disposed to the pairing virtual MTRR synoptic diagram of client operating system.
Embodiment
For technical matters, technical scheme and advantage that embodiments of the invention will be solved is clearer, be described in detail below in conjunction with the accompanying drawings and the specific embodiments.
Embodiments of the invention are under the existing virtual environment, and client operating system is not supported the Cache control strategy, causes the low problem of client operating system operational efficiency, and a kind of computing machine is provided.
As shown in Figure 2, this computing machine comprises: the virtual system platform; Client operating system is installed on the described virtual system platform; And virtual cache control strategy register, described virtual system platform is with the type mapping of the high speed caching control policy type correspondence of described client operating system desire configuration, be transferred to described client operating system, give described virtual cache control strategy register with described type mapping configuration by described client operating system.
Above-mentioned client operating system can be at least two, and virtual cache control strategy register also is at least two; Each described client operating system is all distinguished corresponding described virtual cache control strategy register, and described client operating system is given its corresponding virtual high speed caching control policy register with described type mapping configuration.
In the said system, the virtual system platform comprises: hardware platform (as a computing machine, comprising CPU, internal memory, hard disk, video card, operating system and display etc.) and be installed in virtual machine manager (VMM is as VMWare software etc.) on the described hardware platform.Utilize VMM on a computing machine, to fictionalize some computing machines, comprise several client operating systems, VMM manages a plurality of client operating systems that are installed on the computing machine, do not disturb mutually between these client operating systems, application program can be moved on the operating system of isolating mutually and be independent of each other.
Wherein, comprise among the CPU of described hardware platform: the physics high speed caching control policy register corresponding with virtual cache control strategy register; As, physics high speed caching control policy register is physics MSR (Model Specific Register, the special pattern register), then virtual cache control strategy register is virtual MSR, perhaps physics high speed caching control policy register is physics MTRR (Memory Type Range Register, storage area type register), then virtual cache control strategy register is virtual MTRR.
The Cache policy control of internal memory is the thing done of operating system normally, CPU provides a kind of internal memory Cache controlling mechanism PAT (Page Attribute Table based on page table, the page properties table), an IA32CR PAT MSR is provided in the physics MSRs of CPU, this register is 64 a register, also can be 128 register, it thes contents are as follows shown in the table:
Table 1
In the above-mentioned table, PA0 accounts for 3 binary digits, and Reserved accounts for 5 binary digit, and PA0 and the 3rd～7 's Reserved forms PAT0, and PA1 and the 11st～15 's Reserved forms PAT1, other and the like.Data represented Cache control strategy type in PA0～PA7, as following table:
| Encoding (coding) | Mnemonic (type of memory) |
| 00H | Uncacheable(UC) |
| 01H | Write?Combining(WC) |
| 02H | Reserved* |
| 03H | Reserved* |
| 04H | Write?Through(WT) |
| 05H | Write?Protected(WP) |
| 06H | Write?Back(WB) |
| 07H | Uncacheable(UC-) |
| 08H～FFH | Reserved* |
Table 2
In the above-mentioned table 2, Cache control strategy type has 8 kinds, if 9～16 kinds, then PA0～PA7 is correspondingly represented by 4 binary digits, and the like, Reserved correspondingly accounts for 4 binary digits; After IA32_CR_PAT MSR has been arranged, for one page is selected Cache control strategy type, be by the PAT in the page table entry that points to this page, PCD (Page Cache Disable) and PWT (Page Write Through) form index jointly, can certainly by four or more the multilist item form index jointly, change to some extent according to the species number of Cache control strategy type.Select a Cache controlling mechanism from IA32CR PAT MSR, as following table:
| PAT | PCD | PWT | PAT? |
| 0 | 0 | 0 | PAT0 |
| 0 | 0 | 1 | PAT1 |
| 0 | 1 | 0 | PAT2 |
| 0 | 1 | 1 | PAT3 |
| 1 | 0 | 0 | PAT4 |
| 1 | 0 | 1 | PAT5 |
| 1 | 1 | 0 | PAT6 |
| 1 | 1 | 1 | PAT7 |
Table 3
And the MTRR that CPU provides has stipulated the Cache control strategy of physical memory in certain segment limit, be used to optimize the data transfer performance of CPU, its structure as shown in Figure 8, i.e. the continuous storage area of multistage, wherein, every section storage area can have different Cache control strategies.
As shown in Figure 3, above-mentioned client operating system also comprises a configuration module, is used for giving described client operating system corresponding virtual high speed caching control policy register with the type mapping configuration of high speed caching control policy type correspondence;
Above-mentioned virtual machine manager comprises: a blocking module, be connected with described configuration module, and be used to tackle described configuration module to described virtual cache control strategy register configuration, and obtain the high speed caching control policy type of desire configuration;
Dispose its corresponding IA32_CR_PAT MSR as first client operating system; Blocking module does not allow client operating system that the content of configuration is write in the physics high speed caching control policy register, and therefrom obtain the high speed caching control policy type of client operating system to its corresponding MSR configuration, if this high speed caching control policy types index is (PAT, PCD, PWT)=(0,1,1), the high speed caching control policy type that corresponding is among the PAT3, if the value among the PAT3 is 04H among the virtual I A32_CR_PAT MSR, then Cache policy control type is WT;
One searches module, be connected with configuration module with described blocking module respectively, be used for the high speed caching control policy type obtained according to described blocking module, from described physics high speed caching control policy type register, search the type mapping of high speed caching control policy type correspondence, and the type mapping is back to the configuration module of described client operating system, give described virtual cache control strategy register by described configuration module with described type mapping configuration;
This search module from the physical I A32_CR_PAT MSR of CPU, find a PAT be 04H the item, such as the value among the PA1 is 04H, then can construct high speed caching control policy types index (PAT, PCD, PWT)=(0,0,1), be the type mapping of described high speed caching control policy type correspondence, and give this client operating system corresponding virtual IA32_CR_PAT MSR the type mapping configuration.
Accordingly, the process of the Cache control strategy of configuration MTRR is as follows on the above-mentioned computing machine shown in Figure 3:
First client operating system disposes its corresponding MTRR;
Blocking module interception client operating system is to the configuration of its virtual MTRR;
Search module from the physics MTRR of hardware platform, find the type mapping of the control strategy type correspondence of client operating system desire configuration MTRR, i.e. the machine memory address;
The configuration module of client operating system disposes MTRR (as shown in Figure 8) to this client operating system correspondence with this machine memory address.
As shown in Figure 4, embodiments of the invention comprise that also the method for configuring high speed caching control policy comprises the steps: on a kind of above-mentioned computing machine shown in Figure 2
Concrete, the client operating system desire disposes its corresponding virtual high speed caching control policy register, the configuration of virtual machine manager (VMM) interception client operating system, do not allow client operating system that the content of configuration is write in the physics high speed caching control policy register, therefrom obtain the high speed caching control policy type of client operating system desire configuration.
Concrete, virtual machine manager from the physics high speed caching control policy register of virtual system platform, is searched the pairing type mapping of the type according to the high speed caching control policy type of client operating system desire configuration.
In this step, when the high speed caching control policy register was the MSR register, the type of high speed caching control policy type correspondence was mapped as: high speed caching control policy types index, the i.e. pairing table item index of high-speed cache control types policing type; When the high speed caching control policy register was MTRR, the type of high speed caching control policy type correspondence was mapped as: the machine memory address of physics MTRR.
Be example explanation with MSR register and MTRR register respectively below, under virtual environment, how client operating system uses the Cache control strategy, improves its operational efficiency.
One. the embodiment of the Cache control strategy of client operating system configuration MSR
As Fig. 5, shown in Figure 6, the process of the Cache control strategy of client operating system configuration IA32_CR_PAT MSR register is as follows:
Step 51, client operating system desire dispose its corresponding IA32_CR_PAT MSR;
Step 52, virtual machine manager are tackled the configuration of client operating system to its virtual I A32_CR_PAT MSR;
Step 53, virtual machine manager record (as shown in Figure 5) among the virtual I A32_CR_PATMSR with its deploy content of intercepting, and obtain the high speed caching control policy type of client operating system desire configuration;
Distribute its virtual I A32_CR_PAT MSR as the client operating system desire, the high speed caching control policy types index is (PAT, PCD, PWT)=(0,1,1), the high speed caching control policy type that corresponding is among the PAT3, then virtual machine manager is from virtual IA32_CR_PAT MSR, finds value among this PAT3 if 04H, and then Cache policy control type is WT;
Step 54, virtual machine manager find a PAT from the physical I A32_CR_PAT MSR of virtual machine hardware platform be the item of 04H, such as, value in the table 1 among the PA1 is 04H, then virtual machine manager will be constructed (PAT, PCD, PWT)=(0,0,1), configuration is given among the IA32_CR_PAT MSR of this client operating system correspondence (as shown in Figure 6);
Step 55, end configuration.
Dispose in its virtual IA32_CR_PAT MSR process at above-mentioned client operating system, because available Cache control strategy type is 8 kinds, IA32_CR_PAT MSR also has 8 PAT, therefore have only 8 of a real IA32_CR_PAT MSR to write different Cache control strategy types values, the Cache control strategy type that then can in above-mentioned steps 54, find a client operating system to need.
The advantage of the foregoing description: virtual machine manager distributes virtual I A32_CR_PAT MSR for this client operating system, client operating system disposes the Cache policing type of its virtual I A32_CR_PAT MSR, dispose the PAT of its corresponding IA32_CR_PAT MSR page or leaf when client operating system, PCD, behind the PWT, VMM finds out PAT, PCD, the pairing high speed caching control policy type of index that PWT forms, and make up such offset corresponding PAT in physical I A32_CR_PAT MSR, PCD, the PWT index writes in the machine page table entry of page table of IA32_CR_PAT MSR of this client operating system correspondence.Make the Cache control strategy of client operating system support, thereby improved the operational efficiency of client operating system based on page table; In addition, because client operating system is supported Cache type controlling mechanism, also can avoid DMA (Direct Memory Access, the problem of direct memory access (DMA)) makeing mistakes, DMA is a kind of mechanism of quick transmission data, data transfer can be from the adaptive internal memory that snaps into, and to another section internal memory, the difference of DMA and Cache is the participation that access data does not need CPU from the internal memory to the adapter or from one section internal memory.Cache type as one section internal memory is WB, Guest OS need it be set to WT, so that it as the DMA buffer memory, the internal memory owing to do not write direct when the interior existence of WB type is write, and be written among the Cache, equipment is when making dma operation like this, the data of obtaining in the DMA buffer are not the data (data that write are also in Cache) that Guest OS writes, thereby the generation mistake, and after adopting said method, can not produce such mistake again.
Two. the embodiment of the Cache control strategy of client operating system configuration MTRR
MTRR has stipulated the Cache control strategy of physical memory in certain segment limit, is used to optimize the data transfer performance of CPU.Therefore, if client operating system can be supported MTRR, then its operational efficiency will be improved widely.
As Fig. 7, shown in Figure 8, the process of the Cache control strategy of client operating system configuration MTRR is as follows:
Step 71, virtual machine manager carry out continuous dispensing to the internal memory of client operating system;
Step 72, client operating system dispose its corresponding virtual MTRR;
Step 73, virtual machine manager are tackled the configuration of client operating system to its virtual MTRR;
Step 74, virtual machine manager find the type mapping of the control strategy type correspondence of client operating system desire configuration MTRR, i.e. the machine memory address from the physics MTRR of hardware platform;
Step 75, virtual machine manager are with its machine memory address that finds, and client operating system corresponding virtual MTRR (as shown in Figure 8) is given in configuration;
Step 76, configuration finish.
In the foregoing description, because MTRR is the type by section configures physical internal memory, so virtual machine manager also is continuous section (as shown in Figure 8) distribute the internal memory that uses to client operating system.The advantage of this embodiment: virtual machine manager is known the existence of MTRR by client operating system, and by of the visit of virtual machine manager interception client operating system to MTRR, because what client operating system was seen is the virtual address of the MTRR of client operating system, when client operating system disposes the control strategy type of MTRR virtual address, find corresponding physical machine memory address by virtual machine manager, and give client operating system corresponding virtual MTRR the Cache type configuration of machine memory address.
In addition, dispose the embodiment of the Cache control strategy of MSR at above-mentioned client operating system, in the embodiment of the Cache control strategy of client operating system configuration MTRR, if have only a client operating system in the computing machine, then virtual machine manager can not distribute virtual MSR or virtual MTRR for this client operating system, and with pairing table item index of Cache control strategy type or machine memory address, among the physics MSR or MTRR of the hardware platform that writes direct, concrete grammar comprises:
Step 91, according to the high speed caching control policy type of client operating system desire configuration, from the physics high speed caching control policy register of virtual system platform, search the type mapping of high speed caching control policy type correspondence;
Step 92, give described physics high speed caching control policy register with the type mapping configuration.
As, client operating system disposes the list item (PAT of its page table, PCD, PWT)=(0,1,1), corresponding is Cache policy control type among the PAT3, then the value among this PAT3 is if 04H, then Cache policy control type is WT, and the value among the PAT1 is 04H in physics MSR, then makes up (PAT, PCD, PWT)=(0,0,1), among this physical I of writing direct A32_CR_PAT MSR, the type of high speed caching control policy type correspondence is mapped as here: the page table table item index of IA32_CR_PAT MSR.
Equally, client operating system disposes its MTRR, and virtual machine manager finds the machine memory address of the control strategy type correspondence of client operating system desire configuration MTRR from the physics MTRR of hardware platform, and directly this MTRR is given in configuration.
In sum, embodiments of the invention are by distributing virtual high speed caching control policy register for client operating system, and be that client operating system disposes corresponding C ache control strategy, make client operating system support the Cache control strategy, under virtual environment, the operational efficiency of client operating system is greatly improved, simultaneously because client operating system is supported the Cache control strategy, equipment also can avoid occurring the DMA mistake when making dma operation.
The above is a preferred implementation of the present invention; should be pointed out that for those skilled in the art, under the prerequisite that does not break away from the described principle of the embodiment of the invention; can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.
Claims (13)
1. computing machine comprises:
The virtual system platform,
At least two client operating systems are installed on the described virtual system platform;
It is characterized in that, also comprise:
Operate virtual cache control strategy register one to one with described client;
Described virtual system platform is with the type mapping of the high speed caching control policy type correspondence of described client operating system desire configuration, be transferred to described client operating system, give described client operating system corresponding virtual high speed caching control policy register with described type mapping configuration by described client operating system.
2. computing machine according to claim 1 is characterized in that, described virtual system platform comprises: hardware platform and the virtual machine manager that is installed on the described hardware platform.
3. computing machine according to claim 2 is characterized in that, described hardware platform comprises: the physics high speed caching control policy register corresponding with described virtual cache control strategy register.
4. computing machine according to claim 3, it is characterized in that, described client operating system comprises a configuration module, is used for giving described client operating system corresponding virtual high speed caching control policy register with the type mapping configuration of high speed caching control policy type correspondence.
5. computing machine according to claim 4 is characterized in that, described virtual machine manager comprises:
One blocking module is connected with described configuration module, is used to tackle the configuration of described configuration module to described virtual cache control strategy register, and obtains the high speed caching control policy type of desire configuration;
One searches module, be connected with configuration module with described blocking module respectively, be used for the high speed caching control policy type obtained according to described blocking module, from described physics high speed caching control policy register, search the type mapping of high speed caching control policy type correspondence, and the type mapping is back to the configuration module of described client operating system, give described virtual cache control strategy register by described configuration module with described type mapping configuration.
6. according to each described computing machine in the claim 1 to 5, it is characterized in that described virtual cache control strategy register is specially: virtual special pattern register; The type of described high speed caching control policy type correspondence is mapped as: the high speed caching control policy types index.
7. according to each described computing machine in the claim 1 to 5, it is characterized in that described virtual cache control strategy register is specially: virtual storage region field type register; The type of described high speed caching control policy type correspondence is mapped as: the machine memory address of described control strategy type correspondence.
8. the method for configuring high speed caching control policy on the computing machine is characterized in that, comprising:
Tackle the configuration of client operating system to its corresponding virtual high speed caching control policy register, and obtain the high speed caching control policy type of desire configuration, wherein, described client operating system is at least two;
According to described high speed caching control policy type, from the virtual system platform, search the type mapping of high speed caching control policy type correspondence;
Give described client operating system corresponding virtual high speed caching control policy register with described type mapping configuration.
9. the method for configuring high speed caching control policy is characterized in that on the computing machine according to claim 8, and described virtual cache control strategy register is specially: virtual special pattern register; The type of described high speed caching control policy type correspondence is mapped as: the high speed caching control policy types index.
10. the method for configuring high speed caching control policy is characterized in that on the computing machine according to claim 8, and described virtual cache control strategy register is specially: virtual storage region field type register; The type of described high speed caching control policy type correspondence is mapped as: the machine memory address of described control strategy type correspondence.
11. the method for configuring high speed caching control policy on the computing machine, this computing machine comprises: virtual system platform and be installed in a client operating system on the described virtual system platform is characterized in that this method comprises:
According to the high speed caching control policy type of described client operating system desire configuration, from the virtual system platform, search the type mapping of high speed caching control policy type correspondence;
Described type mapping configuration is given the physics high speed caching control policy register of described virtual system platform.
12. the method for configuring high speed caching control policy is characterized in that on the computing machine according to claim 11, described physics high speed caching control policy register is specially: physics special pattern register; The type of described high speed caching control policy type correspondence is mapped as: the high speed caching control policy types index.
13. the method for configuring high speed caching control policy is characterized in that on the computing machine according to claim 11, described physics high speed caching control policy register is specially: physical storage area field type register; The type of described high speed caching control policy type correspondence is mapped as: the machine memory address of described control strategy type correspondence.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007103040335A CN101470668B (en) | 2007-12-24 | 2007-12-24 | Computer and method for configuring high speed caching control policy on computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007103040335A CN101470668B (en) | 2007-12-24 | 2007-12-24 | Computer and method for configuring high speed caching control policy on computer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101470668A CN101470668A (en) | 2009-07-01 |
| CN101470668B true CN101470668B (en) | 2011-01-26 |
Family
ID=40828149
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007103040335A Active CN101470668B (en) | 2007-12-24 | 2007-12-24 | Computer and method for configuring high speed caching control policy on computer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101470668B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103685434A (en) * | 2012-09-26 | 2014-03-26 | 中国移动通信集团公司 | Method, system and equipment for implementing various operating systems on terminal |
| CN103257859A (en) * | 2013-03-22 | 2013-08-21 | 南京信通科技有限责任公司 | Application of high-performance cache and NUTZ AOP (aspect-oriented programming) technique in education website groups |
| CN104809010B (en) | 2015-04-09 | 2018-06-26 | 华为技术有限公司 | A kind of brush machine method and intelligent terminal |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050076324A1 (en) * | 2003-10-01 | 2005-04-07 | Lowell David E. | Virtual machine monitor |
| US6880022B1 (en) * | 2002-04-17 | 2005-04-12 | Vmware, Inc. | Transparent memory address remapping |
| CN1790294A (en) * | 2004-12-17 | 2006-06-21 | 国际商业机器公司 | System and method to preserve a cache of a virtual machine |
| CN1833225A (en) * | 2002-12-17 | 2006-09-13 | 英特尔公司 | Methods and systems to control virtual machines |
-
2007
- 2007-12-24 CN CN2007103040335A patent/CN101470668B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6880022B1 (en) * | 2002-04-17 | 2005-04-12 | Vmware, Inc. | Transparent memory address remapping |
| CN1833225A (en) * | 2002-12-17 | 2006-09-13 | 英特尔公司 | Methods and systems to control virtual machines |
| US20050076324A1 (en) * | 2003-10-01 | 2005-04-07 | Lowell David E. | Virtual machine monitor |
| CN1790294A (en) * | 2004-12-17 | 2006-06-21 | 国际商业机器公司 | System and method to preserve a cache of a virtual machine |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101470668A (en) | 2009-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10802987B2 (en) | Computer processor employing cache memory storing backless cache lines | |
| CN101203838B (en) | Address window support for direct memory access translation | |
| JP5592942B2 (en) | Shortcut I / O in virtual machine system | |
| US20180239697A1 (en) | Method and apparatus for providing multi-namespace using mapping memory | |
| US8560761B2 (en) | Memory resource management for a flash aware kernel | |
| US8738840B2 (en) | Operating system based DRAM/FLASH management scheme | |
| US8458393B2 (en) | Flash memory and operating system kernel | |
| US7779214B2 (en) | Processing system having a supported page size information register | |
| CN105095116A (en) | Cache replacing method, cache controller and processor | |
| US9436751B1 (en) | System and method for live migration of guest | |
| US10635308B2 (en) | Memory state indicator | |
| TW201941197A (en) | Hybrid memory system | |
| EP3769201A1 (en) | Hybrid memory system | |
| US10884945B2 (en) | Memory state indicator check operations | |
| CN101008922A (en) | Segmentation and paging data storage space management method facing heterogeneous polynuclear system | |
| CN102971727A (en) | Recording dirty information in software distributed shared memory systems | |
| Lee et al. | Effective flash-based SSD caching for high performance home cloud server | |
| CN101470668B (en) | Computer and method for configuring high speed caching control policy on computer | |
| EP3769202B1 (en) | Hybrid memory system | |
| US9558112B1 (en) | Data management in a data storage device | |
| US20100257319A1 (en) | Cache system, method of controlling cache system, and information processing apparatus | |
| CN104077176A (en) | Method and device for increasing virtual processor identifiers | |
| CN113614703B (en) | Apparatus for core specific memory mapping | |
| US11409665B1 (en) | Partial logical-to-physical (L2P) address translation table for multiple namespaces | |
| Chen et al. | Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |