CN101587342B - Sewage treatment electronic control system based on SOPC technique - Google Patents
Sewage treatment electronic control system based on SOPC technique Download PDFInfo
- Publication number
- CN101587342B CN101587342B CN200810053176A CN200810053176A CN101587342B CN 101587342 B CN101587342 B CN 101587342B CN 200810053176 A CN200810053176 A CN 200810053176A CN 200810053176 A CN200810053176 A CN 200810053176A CN 101587342 B CN101587342 B CN 101587342B
- Authority
- CN
- China
- Prior art keywords
- token
- controller
- cpu
- expansion
- moderator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention relates to a sewage treatment electronic control system based on SOPC technique, consisting of a CPU mainboard module, a plurality of subboard IO expansion relays, a plurality of subboard IO expansion modules and a dipolar private bus. The CPU mainboard module realizes bidirectional connection with the plurality of subboard IO expansion relays through the private bus; and each subboard IO expansion relay realizes bidirectional connection with the plurality of subboard IO expansion modules through the private bus. The invention has strong reliability, ensures strong functional expandability and upgradability by adopting an FPGA structure described by hardware, achieves hundreds of thousands of controllable digital amount I/O interfaces and analog amount I/O interfaces of a controller for users to expand easily, and overcomes the defect of low I/O cost performance of general programmable controllers.
Description
Affiliated field:
The present invention relates to a kind of special-purpose electric-control system of wastewater treatment, particularly a kind of wastewater treatment electric-control system based on the SOPC technology.
Background technology:
The wastewater treatment electric-control system main problem that is in operation is: cesspool capacity such as regulating reservoir, hydrolysis acidification pool, intermediate pool, CAST reaction tank are big, and electric-control system can not cut off the power supply throughout the year, interrupt even produce festivals or holidays; Wastewater treatment can not be interrupted, and this poses a big pressure to electric-control system, especially central control unit; Be the CPU of programmable controller; Faults such as deadlock very easily take place in the continuous running in 5～6 years of general warp, cause plant of water disposal control malfunctioning; Cause sewage outflow, contaminated environment.
Summary of the invention:
The object of the invention just is to overcome the deficiency that exists in the above-mentioned prior art, and a kind of wastewater treatment electric-control system based on the SOPC technology is provided, and the functional reliability of this electric-control system, function expansibility and upgradability are strong.
Technical scheme of the present invention is: a kind of wastewater treatment electric-control system based on the SOPC technology is characterized in that: be made up of cpu motherboard module, several daughter boards IO expansion relays, several daughter boards IO expansion module and the two poles of the earth private bus; The cpu motherboard module is carried out two-way the connection with several daughter boards IO expansion relays through private bus, and each daughter board IO expansion relays is carried out two-way the connection through private bus with several daughter boards IO expansion module; Above-mentioned cpu motherboard module is integrated among the FPGA by several IP kernels; The IP kernel main body module is made up of two CPU main preparation system structures, Profibus controller, TCP/IP controller, RS232 serial communication controller and dedicated bus interface controller; Two CPU main preparation system structures are respectively with Profibus controller, TCP/IP controller, RS232 serial communication controller with the dedicated bus interface controller is two-way is connected; Wherein, two CPU main preparation system structures are made up of CPU1, CPU2, token moderator arbitrator, internal bus buffering switch mul, storage unit SRAM, FLASH and I/O interface; The active output signal of CPU1 is connected with the input port of token moderator arbitrator; The token output port of token moderator arbitrator is connected with the input port of CPU1; The active output signal of CPU2 is connected with the input port of token moderator arbitrator, and the token output port of token moderator arbitrator is connected with the input port of CPU2; CPU1 carries out two-way the connection through internal bus buffering switch mul with storage unit SRAM, FLASH and I/O interface respectively with CPU2.
Above-mentioned token moderator arbitrator is made up of timer, watchdog circuit, arbitration seeker, alarm and token follower; Watchdog circuit receives the output signal of timer, CPU1, CPU2, and is entered into the input end of arbitration seeker, and arbitration seeker output terminal is connected with the token follower with alarm respectively.
Above-mentioned CPU1, CPU2 adopt the soft nuclear flush bonding processor of the second generation NIOS II of altera corp.
Advantage of the present invention is:
1) good reliability.The present invention utilizes the embedded nuclear of NIOS II, and promptly two CPU of exploitation examine on a chip, and wherein No. 0 CPU is a host CPU, and No. 1 CPU is a stand-by heat.When a fault such as CPU generation deadlock, another seamless immediately startup overcomes general programmable controller, does not cut off the power supply all the year round like this, and (often reaching the several years) CPU control is malfunctioning, guarantees that the wastewater treatment electric-control system runs well.
2) owing to adopted the FPGA structure of hardware description, so function expansibility and upgradability are strong.
3) the controlled digital quantity I/O of controller mouth, analog quantity I/O mouth, it is individual to reach hundreds of thousands, can make the carefree expansion point of user.Overcome the low shortcoming of general programmable sequence controller I/O cost performance.
Description of drawings:
Fig. 1 is a main body theory diagram of the present invention.
Fig. 2 is two CPU main preparation system structural drawing.
Fig. 3 is the theory diagram of token moderator.
Embodiment:
Like Fig. 1, shown in 2: a kind of wastewater treatment electric-control system based on the SOPC technology is characterized in that: be made up of cpu motherboard module, several daughter boards IO expansion relays, several daughter boards IO expansion module and the two poles of the earth private bus; The cpu motherboard module is carried out two-way the connection with several daughter boards IO expansion relays through private bus, and each daughter board IO expansion relays is carried out two-way the connection through private bus with several daughter boards IO expansion module; Above-mentioned cpu motherboard module is integrated among the FPGA by several IP kernels; The IP kernel main body module is made up of two CPU main preparation system structures, Profibus controller, TCP/IP controller, RS232 serial communication controller and dedicated bus interface controller; Two CPU main preparation system structures are respectively with Profibus controller, TCP/IP controller, RS232 serial communication controller with the dedicated bus interface controller is two-way is connected; Wherein, two CPU main preparation system structures are made up of CPU1, CPU2, token moderator arbitrator, internal bus buffering switch mul, storage unit SRAM, FLASH and I/O interface; The active output signal of CPU1 is connected with the input port of token moderator arbitrator; The token output port of token moderator arbitrator is connected with the input port of CPU1; The active output signal of CPU2 is connected with the input port of token moderator arbitrator, and the token output port of token moderator arbitrator is connected with the input port of CPU2; CPU1 carries out two-way the connection through internal bus buffering switch mul with storage unit SRAM, FLASH and I/O interface respectively with CPU2.
Above-mentioned token moderator arbitrator is made up of timer, watchdog circuit, arbitration seeker, alarm and token follower; Watchdog circuit receives the output signal of timer, CPU1, CPU2, and is entered into the input end of arbitration seeker, and arbitration seeker output terminal is connected with the token follower with alarm respectively.Above-mentioned CPU1, CPU2 adopt the soft nuclear flush bonding processor of the second generation NIOS II of altera corp.
Principle of work of the present invention is: adopt the special-purpose SOPC embedded system of wastewater treatment of NIOSII nuclear, distributed input and output expansion structure.Integrated two processor cores that function is identical on a processor substrate are about to two physical processor core and are integrated in the kernel.Use the NiosII processor of altera corp and the double-core system that SOPC Builder developing instrument is designed and Implemented resource sharing, the embedded system of memory interface and I/O peripheral hardware.The double-core system overriding concern of resource sharing be the problem of resource sharing, resources shared can be visited by two processors.Which resource in the decision systems is shared, and how to use this resource between the different processor jointly be very crucial problem.Promptly two CPU of exploitation examine on a chip, and the dual-cpu structure schematic diagram is shown in 3.Wherein CPU_1 is a host CPU, and CPU_2 makes stand-by heat.Like this when faults such as CPU_1 generation deadlock; Arbitrate the regular pulse signal that nuclear abitrator does not receive CPU_1, arbitration nuclear just will encourage it through work_1, if still there is not back-signalling; Arbitration nuclear just will join token to CPU_2; And while switchable memory interface, all seamlessly switching to CPU_2 like stack (Stack), heap (Heap), variable storage district (R/W data), constant memory block (RO data), program entity district (Text) interface, other all switches to CPU_2 like IO mouth, interface controller etc.; CPU_2 has accepted work and has continued operation, to guarantee the normal operation of wastewater treatment electric-control system.Here researched and developed 3 technology, hardware link is switched nuclear, and storage resources is shared, and the double-core arbitration mechanism realizes active and standby seamless subsequent use.
(1) hardware link is switched nuclear
When faults such as CPU_1 generation deadlock; Arbitration nuclear abitrator does not receive the regular pulse signal of CPU_1; Arbitration nuclear just will encourage it through work_1; If still there is not back-signalling, arbitration nuclear just will join token to CPU_2, and switches internal bus interface simultaneously (comprising data bus data and address bus addr).
(2) storage resources is shared
Storage resources is realized mapping fully like stack (Stack), heap (Heap), variable storage district (R/W data), constant memory block (RO data), program entity district (Text).
(3) double-core arbitration mechanism
Arbitrate the regular pulse signal that nuclear abitrator does not receive CPU_1, arbitration nuclear just will pass through work_1 and encourage it, if still there is back-signalling, arbitration nuclear just will not join token to CPU_2, and while switchable memory interface.
Claims (3)
1. the wastewater treatment electric-control system based on the SOPC technology is characterized in that: be made up of cpu motherboard module, several daughter boards IO expansion relays, several daughter boards IO expansion module and two utmost point private buss; The cpu motherboard module is carried out two-way the connection with several daughter boards IO expansion relays through private bus, and each daughter board IO expansion relays is carried out two-way the connection through private bus with several daughter boards IO expansion module; Above-mentioned cpu motherboard module is integrated among the FPGA by several IP kernels; The IP kernel main body module is made up of two CPU main preparation system structures, Profibus controller, TCP/IP controller, RS232 serial communication controller and dedicated bus interface controller; Two CPU main preparation system structures are respectively with Profibus controller, TCP/IP controller, RS232 serial communication controller with the dedicated bus interface controller is two-way is connected; Wherein, two CPU main preparation system structures are made up of CPU1, CPU2, token moderator arbitrator, internal bus buffering switch mul, storage unit SRAM, FLASH and IO interface; The active output signal of CPU1 is connected with the input port of token moderator arbitrator; The token output port of token moderator arbitrator is connected with the input port of CPU1; The active output signal of CPU2 is connected with the input port of token moderator arbitrator, and the token output port of token moderator arbitrator is connected with the input port of CPU2; CPU1 carries out two-way the connection through internal bus buffering switch mul with storage unit SRAM, FLASH and IO interface respectively with CPU2.
2. the wastewater treatment electric-control system based on the SOPC technology according to claim 1, it is characterized in that: above-mentioned token moderator arbitrator is made up of timer, watchdog circuit, arbitration seeker, alarm and token follower; Watchdog circuit receives the output signal of timer, CPU1, CPU2, and is entered into the input end of arbitration seeker, and arbitration seeker output terminal is connected with the token follower with alarm respectively.
3. the wastewater treatment electric-control system based on the SOPC technology according to claim 1 is characterized in that: above-mentioned CPU1, CPU2 adopt the soft nuclear flush bonding processor of the second generation NIOS II of altera corp.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810053176A CN101587342B (en) | 2008-05-21 | 2008-05-21 | Sewage treatment electronic control system based on SOPC technique |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810053176A CN101587342B (en) | 2008-05-21 | 2008-05-21 | Sewage treatment electronic control system based on SOPC technique |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101587342A CN101587342A (en) | 2009-11-25 |
| CN101587342B true CN101587342B (en) | 2012-10-03 |
Family
ID=41371615
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810053176A Expired - Fee Related CN101587342B (en) | 2008-05-21 | 2008-05-21 | Sewage treatment electronic control system based on SOPC technique |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101587342B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107942797B (en) * | 2017-11-29 | 2020-12-22 | 上海无线电设备研究所 | Embedded dual-core servo controller based on SOPC and design method thereof |
| CN109144732B (en) * | 2018-09-05 | 2022-02-11 | 合肥英睿系统技术有限公司 | Multi-core CPU (Central processing Unit) implementation method based on FPGA (field programmable Gate array) and related device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1285324A (en) * | 2000-09-22 | 2001-02-28 | 北京中环康裕环保工程技术有限公司 | Automatic controller for sewage treatment process |
| US6298393B1 (en) * | 1998-09-30 | 2001-10-02 | Rockwell Technologies, Llc | Industrial control systems having input/output circuits with programmable input/output characteristics |
| US6711629B1 (en) * | 1999-10-18 | 2004-03-23 | Fisher-Rosemount Systems, Inc. | Transparent support of remote I/O in a process control system |
| CN2828173Y (en) * | 2005-09-09 | 2006-10-18 | 商学业 | Sewage treatment system |
-
2008
- 2008-05-21 CN CN200810053176A patent/CN101587342B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6298393B1 (en) * | 1998-09-30 | 2001-10-02 | Rockwell Technologies, Llc | Industrial control systems having input/output circuits with programmable input/output characteristics |
| US6711629B1 (en) * | 1999-10-18 | 2004-03-23 | Fisher-Rosemount Systems, Inc. | Transparent support of remote I/O in a process control system |
| CN1285324A (en) * | 2000-09-22 | 2001-02-28 | 北京中环康裕环保工程技术有限公司 | Automatic controller for sewage treatment process |
| CN2828173Y (en) * | 2005-09-09 | 2006-10-18 | 商学业 | Sewage treatment system |
Non-Patent Citations (2)
| Title |
|---|
| JP特开2005-40673A 2005.02.17 |
| 许可新等.《小型污水处理系统的自控装置研制》.《微计算机信息》.2003,(第12期), * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101587342A (en) | 2009-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7721130B2 (en) | Apparatus and method for switching an apparatus to a power saving mode | |
| US5140197A (en) | Filtered detection plus propagated timing window for stabilizing the switch from crystal to ring oscillator at power-down | |
| EP2224345A2 (en) | Multiprocessor with interconnection network using shared memory | |
| US9298253B2 (en) | Accelerating the microprocessor core wakeup by predictively executing a subset of the power-up sequence | |
| CN102662718B (en) | Module for starting multiple user programs by single FLASH | |
| US11467892B2 (en) | Inter-processor communication | |
| CN101160569A (en) | Apparatus to improve bandwidth for circuits having multiple memory controllers | |
| CN101587342B (en) | Sewage treatment electronic control system based on SOPC technique | |
| CN111538263A (en) | On-board computer module operation system and method and aerospace device | |
| US9575543B2 (en) | Providing an inter-arrival access timer in a processor | |
| CN102403033A (en) | Apparatus and method for realizing rapid SRAM read-write controlling by using FPGA | |
| Pohronská et al. | FPGA implementation of multiple hardware watchdog timers for enhancing real-time systems security | |
| JP2006201948A (en) | Interrupt signal accepting device and method | |
| JP2022161812A (en) | Method for avoiding processor stall in the case of accessing low power coherent memory device | |
| CN102722466A (en) | 16-bit multibus circuit in 2 in 3 or 2 in 2 control system | |
| CN202748784U (en) | 16-bit multibus circuit in 2-in-3 or 2-in-2 control system | |
| JP5402085B2 (en) | Peripheral function control system and method | |
| JP5917031B2 (en) | Microcomputer | |
| CN103294619B (en) | Output/input control device and control method thereof | |
| JP6144151B2 (en) | Communication control method | |
| CN213182744U (en) | Dual-chip redundant real-time computer architecture | |
| US11620246B1 (en) | Enhanced peripheral processing system to optimize power consumption | |
| CN209946765U (en) | High-performance server structure based on domestic CPU | |
| CN102236570A (en) | Method for soft shutdown of loongson blade | |
| JP2003005871A (en) | Method and device for backing up data of data processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: TIANJIN YITONG ELECTRIC TECHNOLOGY DEVELOPMENT GRO Effective date: 20120925 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20120925 Address after: 300222 Liu Lindong, Tianjin, Hexi District Patentee after: Tianjin Engineering Normal College Patentee after: Tianjin Yitong Electrical Technology Development Group Limited Address before: 300222 Liu Lindong, Tianjin, Hexi District Patentee before: Tianjin Engineering Normal College |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121003 Termination date: 20130521 |