CN101826457B - Production method of grid and MOS transistor - Google Patents
Production method of grid and MOS transistor Download PDFInfo
- Publication number
- CN101826457B CN101826457B CN2009100468928A CN200910046892A CN101826457B CN 101826457 B CN101826457 B CN 101826457B CN 2009100468928 A CN2009100468928 A CN 2009100468928A CN 200910046892 A CN200910046892 A CN 200910046892A CN 101826457 B CN101826457 B CN 101826457B
- Authority
- CN
- China
- Prior art keywords
- layer
- grid
- corrosion barrier
- barrier layer
- polysilicon layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention relates to a production method of a grid and a MOS transistor. The production method of the grid comprises the following steps that: a grid dielectric layer, a polysilicon layer and a corrosion barrier layer are sequentially formed on a semiconductor substrate; a T-shaped masking method is used for etching the corrosion barrier layer until the polysilicon layer is exposed so as to form a reverse-trapezoid rid pattern; and the corrosion barrier layer is used as a mask film, the polysilicon layer is etched along the reverse-trapezoid grid pattern until the grid dielectric layer is exposed so as to form a grid. The production method reduces the error of the critical dimension of the grid, and improves the quality of the grid.
Description
Technical field
The present invention relates to field of manufacturing semiconductor devices, relate in particular to the manufacture method of grid and MOS transistor.
Background technology
Develop rapidly along with semiconductor fabrication; Semiconductor device is in order to reach arithmetic speed faster, bigger memory data output and more function; IC wafer develops towards higher component density, high integration direction, and the grid size of semiconductor device becomes more and more thinner and length becomes shorter.
In the prior art, the formation of the grid of MOS transistor is mask with the patterning photoresist layer, adopts corrosion barrier layer and polysilicon layer on the dry etching method etching gate dielectric layer, forms grid.Concrete technology is referring to figs. 1 to Fig. 5, and is as shown in Figure 1, on Semiconductor substrate 100, forms gate dielectric layer 102, and the method for said formation gate dielectric layer 102 is thermal oxidation method or chemical vapour deposition technique; With chemical vapour deposition technique deposit spathic silicon layer 104 on gate dielectric layer 102; On polysilicon layer 104, form amorphous carbon layer 105 with physical vapour deposition (PVD) or chemical gaseous phase depositing process, it act as the not enough problem of the following technology photoresistance of 90nm thickness that solves; On amorphous carbon layer 105, form corrosion barrier layer 106 with physical vapour deposition (PVD) or chemical gaseous phase depositing process, the material of said corrosion barrier layer 106 is silicon nitride or silicon oxynitride etc., in order in etching process the protection its below rete be not corroded; On corrosion barrier layer 106, form photoresist layer 108 with spin-coating method,, define gate patterns through exposure imaging technology.
As shown in Figure 2, be mask with photoresist layer 108, along gate patterns, with dry etching method etching corrosion barrier layer 106 to exposing amorphous carbon layer 105.Then, adopt ashing method to remove photoresist layer 108.
As shown in Figure 3, be mask with corrosion barrier layer 106, with dry etching method etching amorphous carbon layer 105 to exposing polysilicon layer 104.Then, remove corrosion barrier layer 106 with wet process, be specially aciding, the acid etching solution of employing is phosphoric acid.
As shown in Figure 4, be mask with amorphous carbon layer 105, the etch polysilicon layer forms grid 104a to exposing gate dielectric layer 102.
As shown in Figure 5, adopt the wet etching method to remove amorphous carbon layer 105.
In application number is 200410093459 one Chinese patent application, can also find more information relevant, the method for formation grid structure with technique scheme.
Along with constantly reducing of the critical dimension of semiconductor device, the thickness of photoresist can not be too thick, and institute below the 90nm technology is relatively more fragile with photoresist; When exposure, cause the photoresist both sides more coarse easily; Coarse like this figure can form the quality that influences grid in the gate process in subsequent etching, and is as shown in Figure 6, in the existing manufacturing grid process; Because line edge roughness (LER; Line edge roughness) the influence and the anisotropy of lithographic method make the critical dimension error of device increasing, and then cause device performance to reduce.
Summary of the invention
The problem that the present invention solves provides the manufacture method of a kind of grid and MOS transistor, prevents that the critical dimension error of device is big.
For addressing the above problem, the present invention provides a kind of manufacture method of grid, comprises the following steps: on Semiconductor substrate, to form successively gate dielectric layer, polysilicon layer and corrosion barrier layer; Adopt T type masking method etching corrosion barrier layer to exposing polysilicon layer, form and fall trapezoidal gate patterns; With the corrosion barrier layer is mask, along falling trapezoidal gate patterns etch polysilicon layer to exposing gate dielectric layer, forms grid.
The present invention also provides a kind of manufacture method of MOS transistor, comprising: on Semiconductor substrate, form gate dielectric layer, polysilicon layer and corrosion barrier layer successively; Adopt T type masking method etching corrosion barrier layer to exposing polysilicon layer, form and fall trapezoidal gate patterns; With the corrosion barrier layer is mask, along falling trapezoidal gate patterns etch polysilicon layer to exposing gate dielectric layer, forms grid; After removing corrosion barrier layer, in the Semiconductor substrate of grid both sides, form the source-drain electrode extension area successively, form side wall, in the Semiconductor substrate of grid both sides, form source/drain in the grid both sides.
Compared with prior art, the present invention has the following advantages: adopt T type masking method, the etching corrosion barrier layer forms and falls trapezoidal gate patterns; And then, form grid along falling trapezoidal gate patterns etch polysilicon layer.This T type mask can reduce or eliminate fully the transmission of photoresist both sides roughness, makes the roughness at edge terminate in the top top of trapezoidal grid shape figure (promptly fall) of T type mask, reduces the error of gate cd, improves the quality of grid.
Description of drawings
Fig. 1 to Fig. 5 is the sketch map of existing technology manufacturing grid;
Fig. 6 is the design sketch of line edge in the existing technology gate process of making;
Fig. 7 is the embodiment flow chart of manufacturing grid of the present invention;
Fig. 8 is the embodiment flow chart that the present invention makes MOS transistor;
Fig. 9 to Figure 15 is the embodiment sketch map that the present invention makes MOS transistor.
Embodiment
Fig. 7 is the embodiment flow chart of manufacturing grid of the present invention.As shown in Figure 7, execution in step S101 forms gate dielectric layer, polysilicon layer and corrosion barrier layer successively on Semiconductor substrate;
The material of said corrosion barrier layer can be silicon nitride or silicon oxynitride etc., and the formation method can be physical vaporous deposition or chemical vapour deposition technique.
Another execution mode after forming polysilicon layer, forms silicon oxide layer with chemical vapour deposition technique on polysilicon layer, it act as the transmission that alleviates follow-up photoresist edge roughness; And then on silicon oxide layer, form corrosion barrier layer.
Also have an execution mode, after forming polysilicon layer, on polysilicon layer, form amorphous carbon layer with chemical vapour deposition technique, it act as the deficiency that overcomes follow-up photoresist thickness; Then, on amorphous carbon layer, form silicon oxide layer with chemical vapour deposition technique, it act as the transmission that alleviates follow-up photoresist edge roughness; Then, on silicon oxide layer, form corrosion barrier layer again.
Also having an execution mode is after forming polysilicon layer, on polysilicon layer, forms amorphous carbon layer with chemical vapour deposition technique, and it act as the deficiency that overcomes follow-up photoresist thickness; And then on amorphous carbon layer, form corrosion barrier layer.
Execution in step S102 adopts T type masking method etching corrosion barrier layer to exposing polysilicon layer, forms to fall trapezoidal gate patterns;
Another execution mode is if be formed with silicon oxide layer between polysilicon layer and corrosion barrier layer; Should adopt T type masking method etching corrosion barrier layer to exposing silicon oxide layer earlier, form and fall trapezoidal gate patterns; Be mask with the corrosion barrier layer then, the etching oxidation silicon layer is to exposing polysilicon layer.
Another execution mode is if be formed with amorphous carbon layer and silicon oxide layer successively between polysilicon layer and corrosion barrier layer; Should adopt T type masking method etching corrosion barrier layer to exposing silicon oxide layer earlier, form and fall trapezoidal gate patterns; Be mask with the corrosion barrier layer then, etching oxidation silicon layer and amorphous carbon layer are to exposing polysilicon layer.
Another execution mode is if be formed with amorphous carbon layer between polysilicon layer and corrosion barrier layer; Should adopt T type masking method etching corrosion barrier layer to exposing amorphous carbon layer earlier, form and fall trapezoidal gate patterns; Be mask with the corrosion barrier layer then, the etching amorphous carbon layer is to exposing polysilicon layer.
Execution in step S103 is a mask with the corrosion barrier layer, along falling trapezoidal gate patterns etch polysilicon layer to exposing gate dielectric layer, forms grid.
Fig. 8 is the embodiment flow chart that the present invention makes MOS transistor.As shown in Figure 8, execution in step S201 forms gate dielectric layer, polysilicon layer and corrosion barrier layer successively on Semiconductor substrate; Execution in step S202 adopts T type masking method etching corrosion barrier layer to exposing polysilicon layer, forms to fall trapezoidal gate patterns; Execution in step S203 is a mask with the corrosion barrier layer, along falling trapezoidal gate patterns etch polysilicon layer to exposing gate dielectric layer, forms grid; Execution in step S204 behind the removal corrosion barrier layer, forms the source-drain electrode extension area successively in the Semiconductor substrate of grid both sides, form side wall in the grid both sides, in the Semiconductor substrate of grid both sides, forms source/drain.
The present invention adopts T type masking method, and the etching corrosion barrier layer forms trapezoidal gate patterns; And then, form grid along falling trapezoidal gate patterns etch polysilicon layer.This T type mask can reduce or eliminate fully the transmission of photoresist both sides roughness, makes the roughness at edge terminate in the top top of trapezoidal grid shape figure (promptly fall) of T type mask, reduces the error of gate cd, improves the quality of grid.
Do detailed explanation below in conjunction with the accompanying drawing specific embodiments of the invention.
As shown in Figure 9, Semiconductor substrate 200 is provided, be formed with isolated area (not shown) and the active area between isolated area in the said Semiconductor substrate 200; On Semiconductor substrate 200, form gate dielectric layer 202, the material of said gate dielectric layer 202 can be silica or silica-silicon-nitride and silicon oxide, and the method that forms gate dielectric layer 202 is thermal oxidation method or chemical vapour deposition technique; With chemical vapour deposition technique deposit spathic silicon layer 204 on gate dielectric layer 202; On polysilicon layer 204, form amorphous carbon layer 205 with physical vapour deposition (PVD) or chemical gaseous phase depositing process, the thickness of said amorphous carbon layer 205 is 500 dusts～1500 dusts, and it act as the deficiency that overcomes follow-up photoresist thickness; On amorphous carbon layer 205, form silicon oxide layer 206 with chemical vapour deposition technique, the thickness of silicon oxide layer 206 is 200 dusts～2500 dusts, act as the transmission that alleviates follow-up photoresist edge roughness; On silicon oxide layer 206, form corrosion barrier layer 207 with physical vapour deposition (PVD) or chemical gaseous phase depositing process, the material of said corrosion barrier layer 207 is silicon nitride or silicon oxynitride etc., in order in etching process the protection its below rete be not corroded; On corrosion barrier layer 206, form photoresist layer 208 with spin-coating method,, on photoresist layer 208, define gate patterns through exposure imaging technology.
Shown in figure 10, be mask with photoresist layer 208, adopt T type masking method,, form and fall trapezoidal gate patterns to exposing silicon oxide layer 206 along gate patterns etching corrosion barrier layer 207.Said lithographic method is a dry etching method, and the gas of employing is the mist of carbon tetrafluoride, argon gas and oxygen, and wherein the flow-rate ratio of carbon tetrafluoride, argon gas and oxygen is 1: 3: 2, and the time that feeds gas is 10 seconds～30 seconds.
Shown in figure 11, remove photoresist layer 208 with ashing method, and then remove residual photoresist layer 208 with the wet etching method.With corrosion barrier layer 207 is mask, along falling trapezoidal gate patterns etching oxidation silicon layer 206 and amorphous carbon layer 205 to exposing polysilicon layer 204, the silicon oxide layer 206 after the etching and the size of amorphous carbon layer 205 with fall the minor face of trapezoidal gate patterns and grow consistent.
In the present embodiment, said lithographic method is a dry etching method, and the gas of employing is the mist of carbon tetrafluoride, argon gas and oxygen, and wherein the flow-rate ratio of carbon tetrafluoride, argon gas and oxygen is 1: 3: 2, and the time that feeds gas is 10 seconds～30 seconds.
Shown in figure 12, remove corrosion barrier layer 207 and silicon oxide layer 206 with dry etching method.
Continuation is mask with reference to Figure 12 with amorphous carbon layer 205, to exposing gate dielectric layer 202, forms grid 204a with dry etching method etch polysilicon layer.
In the present embodiment, the gas that the dry etching polysilicon layer is adopted is chlorine and oxygen combination; The flow-rate ratio of said chlorine and oxygen is 1～4, and feeding the gas time is 5s～15s.
Shown in figure 13, remove amorphous carbon layer 205 with the dry etching method, the gas that is adopted in the removal process is O
2And N
2H
2, O
2And N
2H
2Ratio 1: 2.
Continuation is mask with reference to Figure 13 with grid 204a, in the Semiconductor substrate 200 of grid 204a both sides, carries out ion and injects formation source/drain electrode extension area 210.Then, carry out annealing process, make the ions diffusion of injection even.
In the present embodiment, forming the PMOS transistor area, what in Semiconductor substrate 200, inject is p type ion, and said p type ion can be the boron ion; The scope of said p type ion implantation energy value is 500eV～1keV, and p type ion implantation dosage scope is 3E14cm
-2～7E14cm
-2
In the present embodiment, forming nmos transistor region, what in Semiconductor substrate 200, inject is n type ion, and said n type ion can be phosphonium ion or arsenic ion; The scope of said n type ion implantation energy value is 1keV～3keV, and n type ion implantation dosage scope is 5E14～1E15cm
-2
Said annealing process can be annealed and adopted rapid thermal annealing, pulse annealing or laser annealing.The temperature range of annealing is 1000 ℃～1070 ℃, and the time is 1 second～30 seconds.
In the present embodiment, behind formation source/drain electrode extension area 210, can also continue with grid 204a is mask, in the Semiconductor substrate 200 of grid 204a both sides, carries out the processing step that bag shape is injected (Pocket implant).
With reference to accompanying drawing 14, form side wall 212 in grid 204a both sides, the material of said side wall can for a kind of in silica, silicon nitride, the silicon oxynitride or they constitute.Optimize execution mode for one as present embodiment; Said side wall is that silica-silicon-nitride and silicon oxide is formed jointly, and concrete technology is: forming first silicon oxide layer, silicon nitride layer and second silicon oxide layer successively with chemical vapour deposition technique or physical vaporous deposition on the Semiconductor substrate 200 and on the grid 204a; Then, that adopts dry etching eat-backs (etch-back) method etching second silicon oxide layer, silicon nitride layer and first silicon oxide layer to exposing Semiconductor substrate 200 and grid 204a surface, forms side wall 212.
Shown in figure 15, be mask with grid 204a and side wall 212, in the Semiconductor substrate 200 of grid 204a both sides, carry out ion and inject formation source/drain electrode 214.At last, carry out annealing in process, make the ions diffusion of injection even.
In the present embodiment, forming the PMOS transistor area, what in Semiconductor substrate 200, inject is p type ion, and like the boron ion etc., the scope of said ion implantation energy value is 500eV～700eV; The scope of said ion implantation dosage value is 5E14cm
-2～7E14cm
-2
In the present embodiment, forming nmos transistor region, what in Semiconductor substrate 200, inject is n type ion, and like phosphonium ion or arsenic ion etc., the scope of said ion implantation energy value is 1keV～3keV; The scope of said ion implantation dosage value is 5E14cm
-2～1E15cm
-2
Though the present invention with preferred embodiment openly as above; But it is not to be used for limiting the present invention; Any those skilled in the art are not breaking away from the spirit and scope of the present invention; Can make possible change and modification, so protection scope of the present invention should be as the criterion with the scope that claim of the present invention was defined.
Claims (12)
1. the manufacture method of a grid is characterized in that, comprises the following steps:
On Semiconductor substrate, form gate dielectric layer, polysilicon layer and corrosion barrier layer successively;
Adopt T type masking method etching corrosion barrier layer, expose polysilicon layer, form and fall trapezoidal gate patterns;
With the corrosion barrier layer is mask, along falling trapezoidal gate patterns etch polysilicon layer to exposing gate dielectric layer, forms grid, the size of said grid with fall the minor face of trapezoidal gate patterns and grow consistent.
2. according to the manufacture method of the said grid of claim 1, it is characterized in that the material of said corrosion barrier layer is silicon nitride or silicon oxynitride.
3. according to the manufacture method of the said grid of claim 2, it is characterized in that the method that forms corrosion barrier layer is physical vapour deposition (PVD) or chemical gaseous phase depositing process.
4. according to the manufacture method of the said grid of claim 1, it is characterized in that, form before the corrosion barrier layer, also comprise: on polysilicon layer, form silicon oxide layer, wherein follow-uply expose polysilicon layer through the etching oxidation silicon layer.
5. according to the manufacture method of the said grid of claim 1, it is characterized in that, form before the corrosion barrier layer, also comprise: on polysilicon layer, form amorphous carbon layer, wherein follow-uply expose polysilicon layer through the etching amorphous carbon layer.
6. according to the manufacture method of the said grid of claim 1, it is characterized in that, form before the corrosion barrier layer, also comprise: on polysilicon layer, form amorphous carbon layer;
On amorphous carbon layer, form silicon oxide layer.
7. the manufacture method of a MOS transistor is characterized in that, comprising:
On Semiconductor substrate, form gate dielectric layer, polysilicon layer and corrosion barrier layer successively;
Adopt T type masking method etching corrosion barrier layer, expose polysilicon layer, form and fall trapezoidal gate patterns;
With the corrosion barrier layer is mask, along falling trapezoidal gate patterns etch polysilicon layer to exposing gate dielectric layer, forms grid, the size of said grid with fall the minor face of trapezoidal gate patterns and grow consistent;
After removing corrosion barrier layer, in the Semiconductor substrate of grid both sides, form the source-drain electrode extension area successively, form side wall, in the Semiconductor substrate of grid both sides, form source/drain in the grid both sides.
8. according to the manufacture method of the said MOS transistor of claim 7, it is characterized in that the material of said corrosion barrier layer is silicon nitride or silicon oxynitride.
9. the manufacture method of said MOS transistor according to Claim 8 is characterized in that, the method that forms corrosion barrier layer is physical vapour deposition (PVD) or chemical gaseous phase depositing process.
10. according to the manufacture method of the said MOS transistor of claim 7, it is characterized in that, form before the corrosion barrier layer, also comprise: on polysilicon layer, form silicon oxide layer, wherein follow-uply expose polysilicon layer through the etching oxidation silicon layer.
11. the manufacture method according to the said MOS transistor of claim 7 is characterized in that, forms before the corrosion barrier layer, also comprises: on polysilicon layer, form amorphous carbon layer, wherein follow-uply expose polysilicon layer through the etching amorphous carbon layer.
12. the manufacture method according to the said MOS transistor of claim 7 is characterized in that, forms before the corrosion barrier layer, also comprises: on polysilicon layer, form amorphous carbon layer;
On amorphous carbon layer, form silicon oxide layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009100468928A CN101826457B (en) | 2009-03-02 | 2009-03-02 | Production method of grid and MOS transistor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009100468928A CN101826457B (en) | 2009-03-02 | 2009-03-02 | Production method of grid and MOS transistor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101826457A CN101826457A (en) | 2010-09-08 |
| CN101826457B true CN101826457B (en) | 2012-03-07 |
Family
ID=42690297
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009100468928A Expired - Fee Related CN101826457B (en) | 2009-03-02 | 2009-03-02 | Production method of grid and MOS transistor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101826457B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102412128B (en) * | 2010-09-17 | 2013-07-31 | 中芯国际集成电路制造(上海)有限公司 | Manufacturing methods of reversed trapeziform alternative gate and reversed trapeziform metal gate electrode |
| CN102184962A (en) * | 2011-04-26 | 2011-09-14 | 复旦大学 | Metal oxide semiconductor (MOS) device and manufacturing method thereof |
| CN102446727A (en) * | 2011-08-29 | 2012-05-09 | 上海华力微电子有限公司 | Etching method of etching hard mask layer containing silicon nitride |
| CN102412303A (en) * | 2011-11-03 | 2012-04-11 | 中国电子科技集团公司第五十八研究所 | Layout reinforcement structure of large-head strip-shaped grid MOS (metal oxide semiconductor) tube with total-dose radiation effect resistance |
| CN103681501B (en) * | 2012-09-12 | 2016-03-30 | 中芯国际集成电路制造(上海)有限公司 | A kind of manufacture method of semiconductor device |
| CN103151253B (en) | 2013-02-22 | 2015-07-22 | 北京京东方光电科技有限公司 | Method for making signal wire, thin film transistor, array substrate and display device |
| CN117082958B (en) * | 2023-10-17 | 2023-12-29 | 致真存储(北京)科技有限公司 | Manufacturing method of magnetic tunnel junction unit and memory |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5256580A (en) * | 1992-04-06 | 1993-10-26 | Motorola, Inc. | Method of forming a light emitting diode |
| CN1149198A (en) * | 1995-10-24 | 1997-05-07 | 台湾茂矽电子股份有限公司 | Method for manufacturing MOS transistor with low dosed drain and upside-down T shape grid and its structure |
| CN101154573A (en) * | 2006-09-30 | 2008-04-02 | 中芯国际集成电路制造(上海)有限公司 | Manufacturing method for grid of semiconductor device |
| WO2008039705A1 (en) * | 2006-09-25 | 2008-04-03 | Brewer Science Inc. | Method of creating photolithographic structures with developer-trimmed hard mask |
-
2009
- 2009-03-02 CN CN2009100468928A patent/CN101826457B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5256580A (en) * | 1992-04-06 | 1993-10-26 | Motorola, Inc. | Method of forming a light emitting diode |
| CN1149198A (en) * | 1995-10-24 | 1997-05-07 | 台湾茂矽电子股份有限公司 | Method for manufacturing MOS transistor with low dosed drain and upside-down T shape grid and its structure |
| WO2008039705A1 (en) * | 2006-09-25 | 2008-04-03 | Brewer Science Inc. | Method of creating photolithographic structures with developer-trimmed hard mask |
| CN101154573A (en) * | 2006-09-30 | 2008-04-02 | 中芯国际集成电路制造(上海)有限公司 | Manufacturing method for grid of semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101826457A (en) | 2010-09-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101826457B (en) | Production method of grid and MOS transistor | |
| TWI523082B (en) | Methods of forming asymmetric spacers on various structures on integrated circuit products | |
| CN106653758B (en) | Method for manufacturing flash memory | |
| CN100561675C (en) | The manufacture method of grid and semiconductor device, be used to make the structure of grid | |
| CN101211125B (en) | Photoresist removing method | |
| CN103855161A (en) | SONOS flash memory and manufacturing method thereof | |
| CN101207027B (en) | Method for forming semiconductor device grids | |
| CN102054743B (en) | Method for forming contact hole in semiconductor device | |
| CN101207026B (en) | Method for forming semiconductor device grids | |
| CN100576453C (en) | The manufacture method of grid and nmos pass transistor | |
| CN102790013B (en) | The manufacture method of CMOS transistor | |
| CN105632908A (en) | Semiconductor structure forming method | |
| CN101593703B (en) | Method for manufacturing metal oxide semiconductor field effect transistor and device thereof | |
| CN102087970B (en) | Process for etching polycrystalline silicon layer and method for forming metal oxide semiconductor (MOS) transistor | |
| CN104952804B (en) | A method of making embedded flash memory | |
| CN101393892B (en) | Method for manufacturing semiconductor device | |
| CN102087971A (en) | Method for forming grid and MOS transistor | |
| CN102087960B (en) | Method for forming active area | |
| CN101246851A (en) | Method for controlling thickness of grid oxidizing layer and production method of semiconductor device | |
| CN101459134B (en) | Grid and manufacturing method for transistor | |
| CN105070718B (en) | A method of reducing SONOS memory series resistance | |
| CN109671777B (en) | Semiconductor structure and forming method thereof | |
| JP2008135765A (en) | Semiconductor device | |
| Park et al. | Novel Dual Work Function Buried Channel Array Transistor Process Design for Sub-17 nm DRAM | |
| CN101783322B (en) | CMOS (complementary metal-oxide-semiconductor) transistor and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120307 Termination date: 20200302 |