CN101916754A - Through hole and through hole formation method and method for filling through hole - Google Patents

Through hole and through hole formation method and method for filling through hole Download PDF

Info

Publication number
CN101916754A
CN101916754A CN201010222721.9A CN201010222721A CN101916754A CN 101916754 A CN101916754 A CN 101916754A CN 201010222721 A CN201010222721 A CN 201010222721A CN 101916754 A CN101916754 A CN 101916754A
Authority
CN
China
Prior art keywords
hole
parts
layer
extends
extend
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201010222721.9A
Other languages
Chinese (zh)
Other versions
CN101916754B (en
Inventor
徐逸杰
杨丹
史训清
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hong Kong Applied Science and Technology Research Institute ASTRI
Original Assignee
Hong Kong Applied Science and Technology Research Institute ASTRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hong Kong Applied Science and Technology Research Institute ASTRI filed Critical Hong Kong Applied Science and Technology Research Institute ASTRI
Priority to CN201010222721.9A priority Critical patent/CN101916754B/en
Publication of CN101916754A publication Critical patent/CN101916754A/en
Application granted granted Critical
Publication of CN101916754B publication Critical patent/CN101916754B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/146Mixed devices
    • H01L2924/1461MEMS

Abstract

A kind of electronics or micro mechanical device have first surface (11) and second surface (12) and a through hole, and it extends through this device to second surface from first surface.Through hole comprises integrally formed first (84,86), second portion (82) and third part (88).First (84,86) extends to second surface (12) from first surface (11).Second portion (82) extension covers on a part of first surface (11) of device.Third part (88) extension covers on a part of second surface (12) of device.Preferably, first comprises first and second parts, and second parts extend through the active region of device, and its width is narrower than first parts.Simultaneously, the present invention has also disclosed a kind of method that forms and fill this through hole.

Description

Through hole and through hole formation method and method for filling through hole
[technical field]
The present invention relates to through hole and through hole formation method and method for filling through hole, particularly but be not limited to a kind of silicon through hole (TSV).
[background technology]
Electronic device, particularly portable device such as mobile phone, the more and more miniaturization that just becoming, but more and more widely function can be provided again simultaneously, and the integrated multifunction of needs chip is arranged, do not increase size of devices again, keep less apparent size.In a 2D structure, increase the electronic component number and will increase size, do not reach these purposes, therefore, the 3D encapsulation is adopted day by day, so that the component density of more function and Geng Gao can be provided, but has less apparent size.
In a 3D structure, electronic devices and components, as have the semiconductor chip of various active IC devices, may be multilayer laminated structure.Traditionally, use the lead-in wire bonding (as United States Patent (USP) 6,933,172) set up electrical interconnection between the chip, but lead-in wire bonding (wire bonding) needs bigger plane inside dimension (in-plane size) and plane outside dimension (out-of-plane size), and is inconsistent with the target of maximization component density.In order to be connected electrically in the element in the different layers, silicon through hole (TSV) technology can be used to provide electrical interconnection, and mechanical support is provided.In the TSV technology, on a silicon with different active IC devices or other device, make a through hole, and in this through hole, fill metal such as copper, gold, tungsten, scolder or a kind of highly doped semi-conducting material such as polysilicon.Therefore, TSV on can the Connection Element top surface bonding welding pad and the bonding welding pad on the element basal surface.Therefore, a plurality of elements with this through hole are by lamination and be bonded on together.In addition importantly, the power path of electronic device can be shortened, thereby causes quicker operation speed.
Although TSV is applied in the electronic component continually, they also can be applied in the micromechanical component, as the MEMS device.
Fig. 1 (a) to (g) show to form the step of the conventional method of a TSV who is used for the nand flash memory wafer.
In the step of Fig. 1 (a), provide an electronic device (being a memory wafer) in this example.Wafer have first " on " surface 11 and the second D score surface 12 opposite with first surface.Wafer comprises a silicon area 20 on wafer top and an active region 30 of wafer lower part.The active region comprises a pad 40.More specifically, in described example, active region 40 comprises a plurality of electric traces (electrical trace) and/or conductor wire, and it is embedded in the separator (as silica) 34 between silicon area 20 and the pad 40.In described example, active region 30 comprises a plurality of dielectric wires (dielectic line) 32, polysilicon lines 36 and M4 line 38, and it is embedded in the Si oxide separator 34 between silicon layer 20 and the pad 40.Pad is to be formed by metal, and a plurality of ledges 39 are arranged, and it projects upwards in the Si oxide district.Ledge 39 can have special structure, and in described example, these parts that project upwards are T types, and the crosspoint of T is the far-end at pad.
Fig. 1 (b) describes the method that forms through hole to (f).In the step of Fig. 1 (b), add one deck photoresist layer 50 with the not etched device component of protection, remove a part of silicon layer 20 and a part of polysilicon layer 32 by etching.In the step of Fig. 1 (c), remove a part of separator 34 by etching.In the step of Fig. 1 (d), remove a part of barrier metal layer M4 by etching.In the step of Fig. 1 (e), remove a part of Si oxide separator by etching.To shown in (e), different layers is removed in different etching steps as Fig. 1 (b).Because the material of removing is different, therefore need different etching processes.In addition, in each step, etched width almost is identical, thereby through hole has an almost consistent width.The through hole 60 that is completed into is shown in Fig. 1 (e).It extends downwardly into pad 40 from top device surface 11, and a uniform width or diameter are arranged.But through hole 60 can not extend through pad 40.
In the step of Fig. 1 (f), a separator 70 that comprises dielectric material is deposited over through hole 60 inside.Separator 70 covers the madial wall of through hole, and covers the top surface 11 of silicon layer 20.In the step of Fig. 1 (g), electroplate in through hole, to fill metal 82,84, this metal may be a copper usually.Metal level the 82, the 84th, solid, and form a T type.Level or " intersection " part 82 that it comprises the vertical component 84 in the through hole and extends in top device surface 11 tops.The bottom of the vertical component of plated metal 84 is with pad 40 mechanical connections and be electrically connected, but not and the pad monolithic molding.Be that through hole does not extend through pad 40, and do not arrive the second surface 12 of device.Although pad 40 and electrodeposited coating 82,84 all are made of copper, they are not whole.They are parts separately, the individual components with different grainiesses (because pad 40 does not form by plating) that is formed by different manufacture methods.
Forming TSV in order to last method is a time-consuming process, because need carry out etching in several different steps.And some etching steps should carry out in different chamber or behind the room of finding time, to avoid occurring pollution.Can increase the complexity and the required time of method like this, thereby increase manufacturing cost.In addition, said method can not always be attached to pad or through-hole side wall with electrodeposited coating 82,84 securely.Thereby, if in making or use, device is exerted pressure, can go wrong.So expectation can be found faster and more cost-efficient formation through-hole approaches, and this method can also guarantee the mechanical integrity of device.
[summary of the invention]
A first aspect of the present invention provides a kind of electronics or micro mechanical device, and it has first and second surface and through holes, and this through hole extends through this device to second surface from first surface, and through hole is the I type normally.The I type feature of through hole helps this through hole of fastening to device.
Preferably, through hole comprises electric conducting material (as the metal) layer of a global formation.In via top, above the second surface of device, another conductive layer can be arranged, between through hole and another conductive layer, a barrier layer can be arranged.The top of I type (or another conductive layer) and bottom can form and electrically contact, and are used to connect another device above or below this device and this device.Scolder can be added on the contact top.
A second aspect of the present invention provides a kind of electronics or micro mechanical device, it has first and second surface and through holes, this through hole extends through this device to second surface from first surface, through hole comprises integrally formed first, second and third part, first extends to second surface from first surface, the second portion extension covers on a part of first surface of device, and the third part extension covers on a part of second surface of device.This being configured with helps the fastening through hole to this device.
Therefore, through hole comprises an integrally formed conductive layer.In via top, above through hole first, another conductive layer can be arranged, between through hole and another conductive layer, a barrier layer can be arranged.
Second and first of through hole (or another conductive layer) can form and electrically contact, and is used to connect another device above or below this device and this device.Scolder can be added on the contact top.
Through hole can also comprise one or more barrier layers, packing layer, splash-proofing sputtering metal layer and dielectric layer, and every layer all extends through the non-active region of device and to the small part active region.
A third aspect of the present invention provides a kind of method that forms through hole, this through hole extends through an electronics or a micro mechanical device with first surface and second surface, this method comprises: form a through hole, it extends through device to second surface from first surface; Electroplate to add an integrally formed metal level, it extends through described through hole to described second surface from described first surface; Described integrally formed metal level comprises a part of extending on the described first surface of covering device part and a part of extending on the described second surface of covering device part.
A fourth aspect of the present invention provides a kind of electronics or micro mechanical device, it has first and second surface and through holes, this through hole extends through this device to second surface from first surface, wherein device has a non-active layer and an active layer, wherein through hole first extends through non-active layer, the through hole second portion mainly extends through active layer, and the width of through hole first is wideer than through hole second portion.Because the through hole second portion is narrower, this helps to reduce the destruction to device active layers.
First and/or second portion of through hole can be taper, and they have a decline width in the direction from the device first surface to the device second surface.This help during making this device, to use the end of from and on plating.
A fifth aspect of the present invention provides a kind of method that forms through hole, and this through hole extends through an electronics or micro mechanical device, and this method comprises: form through hole first by etching; And by laser drill formation through hole second portion.Owing to only an etching step is arranged, laser only is used for second step, wears device but not necessarily will cut a hole fully, and this process is quite quick.Preferably, the width of the second removal part is narrower than first.
Preferably, this device has first and second opposite surfaces, and preferably, through hole extends through this device to second surface from first surface.Especially, preferably, through hole extends through the active region of device, and it can comprise a bonding welding pad.
A sixth aspect of the present invention provides a stacked wafer module, it comprises first device that is installed in second top device, at least one described first and second device is the devices that meet the present invention first, second or fourth aspect, or meets the device that the present invention the 3rd or the 5th aspect are made.
[description of drawings]
Fig. 1 (a) shows the step of the conventional method that forms a TSV to (g).
Fig. 2 (a) is the structural representation of the through hole of the embodiment of the invention to (d).
Fig. 3 shows a through hole in detail.
Fig. 4 (a) shows the sectional view of the through hole lower part of various embodiments of the invention to (d).
Fig. 5 to 19 shows the step of the method that forms Fig. 3 through hole; With
Figure 20 shows a pair of laminated device with through hole of one embodiment of the invention.
[detailed Description Of The Invention]
Fig. 2 (a) is the structural representation of the through hole of the embodiment of the invention to (d).Through hole extends through a substrate.Substrate can be an electronic device or a mechanical devices.For example, device can be a memory chip, a processor or a MEMs device, but the present invention is not limited to these examples.Substrate comprises silicon usually.
Through hole extends through substrate to an opposed second surface 12 from first surface 11.Through hole is the I type normally.It comprises a metal level, has by electroplating integrally formed first 84,86, second portion 82 and third part 88.Second portion 82 extensions cover substrate first surface 11 tops.First 84,86 extends through substrate, and third part 88 extends in substrate second surface top.Because parts of the whole formation of three parts of through hole, this can provide the mechanical integrity of structure.Because the plating of through hole partly is whole together formation, they have grain size (grain size) much at one, this and Fig. 1 inverted configuration, wherein T type through hole 84 is not that integral body forms as one with pad 40, therefore in Fig. 1, although pad 40 and through hole 84 are to be manufactured from the same material, they are not whole formation, and pad has different internal structures and grain size with through hole 84.Comparatively speaking, the structure in Fig. 1 (g) is firm inadequately, because pad 40 may separate from through hole 84.
In Fig. 2 (a)-(d) and Fig. 3, " the I type " of through hole makes through hole tightly be connected to substrate and pad.Because second and third part of through hole are on the opposing face of substrate, and integrally are formed together with through hole first, the mechanical integrity of structure is strengthened.
Three parts of all of through hole are metal levels, and it is copper normally, because the copper cost is low and have a good electrical conductivity.But the present invention is not subject to copper, can use any suitable metal.For example, gold and tungsten are possible subs, or other it will be apparent to those skilled in the art that sub.
The first 84,86 of through hole extends through device to second surface 12 from first surface 11.The first of through hole comprises two parts.First parts, 84 to the second parts 86 are wideer.Wideer first parts that mean have bigger diameter or bigger cross-sectional area (on the direction perpendicular to the vertical length of the through hole that extends to second surface 12 from first surface 11).Width on Fig. 2 (a) direction from left to right, can see between two parts size relatively.First parts 84 extend through the non-active region 20 of device, and second parts 86 mainly extend through the active region 30 of device.The active region can comprise a pad.Because the cross-sectional area of second parts 86 that extends through the active region can minimize the infringement to active region 30 so relatively less than the cross-sectional area of first parts 84.
In first and second parts one of them or two can be tapers.Preferably, first parts 84 are tapers, its near the end of first surface 11 than the end of close active region 30 wideer (a bigger cross-sectional area is arranged).Preferably, second parts 86 are tapers, its near the end of second surface 12 than the end of close non-active region 20 narrower (littler cross-sectional area).
In Fig. 2 (d) and Fig. 3, as mentioned above, first parts 84 and second parts 86 are tapers.This taper has two main advantages in manufacturing process.First advantage is that the bottom (near the parts on surface 12) of through hole when electroplating can be filled more quickly, because required amount of metal still less.This helps bottom-up electroplating technology.Inclined via-hole sidewall in the bigger opening that second advantage is junction between activity and non-active layer and the zone 30 can strengthen the uniformity of sputtered film metal 120.
This taper is optional, and has other structure, wherein neither one or only have to be taper in first and second parts.With reference to Fig. 2 (a) to 2 (c).In Fig. 2 (a), two parts are not tapers.In Fig. 2 (b), second parts 86 are tapers.In Fig. 2 (c), first parts 84 are tapers.
Preferably, through hole comprises an electroplated metal layer, and it is around a polymer filler.This metal-polymer-metal structure helps to compensate the thermal coefficient of expansion of substrate non-active region 20 (being formed by silicon usually) and electroplated metal layer (being formed by copper usually).Usually, the thermal coefficient of expansion of plated metal is more a lot of greatly than the thermal coefficient of expansion of non-active region 20.Simple filler helps to reduce the problem that is caused by thermal expansion coefficient difference, at first by reducing the number of electrodeposited coating, secondly by having self the middle coefficient of thermal expansion.In addition, packing layer has certain degree of resilience.Therefore, if because variations in temperature electrodeposited coating when expanding, this expansion can be regulated by " extrusion " packing layer.Like this, may cause device non-active layer and active layer to break or the additional stress damaged can be minimized or avoid.
Fig. 3 shows the detailed structure schematic diagram of a through hole of the present invention in detail.Through hole extends through a device substrate to second surface 12 from first surface 11.Device comprises a nonactive silicon layer 20 and an active layer 30.Active layer 30 comprises a bonding welding pad 40 and the Si oxide separator 34 between bonding welding pad 40 and non-active layer 20.A plurality of traces, conductive path and other structure embed in it, and extend through separator 34.In described example, these traces comprise dielectric wire 32, polysilicon lines 36 and M4 line 38.A plurality of structures 39 are outstanding from pad 40.These different structures in active layer can be used for from the other parts of the pad transmission signal of telecommunication to a logic gates or device.This structure can form an ESD (static discharge) protection structure.
Through hole comprises first parts of a broad, and it extends through non-active layer, and second narrower parts, and it extends through active layer.Because second parts are narrower, it can cause damage hardly to the various structures in the active layer.
Each layer of through hole will be described now from outside to inside.Through hole has an external polymer layer 100, barrier layer 110, splash-proofing sputtering metal (as copper) 120, platings of layer (as copper) layer 84 an and inner polymeric layer 140.Each layer all has first parts of the non-active region that extends through device and extends through the second narrower parts of the active region of device.In described example, first and second parts are tapers, but this is optional, as Fig. 2 (a) shown in (c), can be non-taper or only part be taper.
Through hole is the I type normally, and as mentioned above, electrodeposited coating has first 84,86, second portion 82 and third part 88.These parts are integrally formed.The upper surface 11 of device is capped parts 95, and it comprises a barrier layer 95a, splash-proofing sputtering metal layer 95b, electrodeposited coating 95c and scolder 95d.
Preferably, second parts of through hole 86 firsts comprise single " pillar ", and it extends through the active region.Shown in Fig. 3 and Fig. 4 (a), Fig. 4 (a) is a cross section along Fig. 3 line A-A.For convenience of description, cross section only shows the plating part and the active region 30 of through hole 86.Shown in Fig. 4 (a), preferably, through hole has a circular cross section.But, also have difform cross section, as Fig. 4 (c) or (d).In addition, also have a plurality of " pillars " and extend through the active region downwards, as the 86a of Fig. 4 (b) to shown in the 86d.
A kind of method that forms through hole will be described now.
Fig. 5 is presented at through hole and forms electronic device wafer before.Described same parts before it comprises, and use identical reference code.In described example, this device is a memory wafer, but this method also can be applied to processor, other electronic device and micro mechanical device.
In Fig. 6 and 7, through hole forms with two steps.At first step, as shown in Figure 6,, remove a part of non-active layer by a kind of engraving method such as RIE (reactive ion etch).Only need an etching process.Preferably, through hole is taper, and (close first surface 11) is wideer at the top, although this is optional.At Fig. 7, form the second portion of through hole by laser drill.Promptly holed in the active region by laser.The size of the second portion of through hole is to be determined by the size of the laser beam adjusted of boring.As a result, through hole (comprising 60a of first and second portion 60b) extends through device to second surface 12 from first surface 11.Photoresist 101 is added to the surface of the second surface 12 of device with protection bonding welding pad 40.
In the step of Fig. 8, an insulating barrier 100 is deposited on the madial wall of through hole.Insulating barrier can comprise a kind of polymeric material.In Fig. 9, comprise that the thin metal layer of barrier layer 110 and sputtering layer 120 is deposited over through hole inside.In Figure 10, add electrodeposited coating again.Use a kind of the end of from and on electroplating technology.Usually, " end of from and on " electroplate the deposition that is meant at the plated metal of via bottoms (near surface 12) will be faster than the top of through hole.Therefore, at first sealed, and the part on close surface 11 can remain opening after electroplating by plated metal near the part (active region) on surface 12.With other electro-plating method as wait tropism (conformal) and electroplate or from top to bottom electro-plating method compare, go up technology the end of from and have following advantage, promptly unlikely form the space in the through hole.In addition, in this example, the top do not need special chemical material induce the end of from and on plating or suppress to electroplate, the second portion 60b of through hole is narrower than first 60a, adopt naturally the end of from and on electroplating technology because " end " is partially filled more rapid.Electroplate and form an electrodeposited coating, it is the I type normally, comprises integrally formed first parts 84,86, second parts 82 and the 3rd parts 88.Second parts extend first surface 11, the first parts that cover device and extend through device, and the 3rd parts extend the second surface 12 that covers device.
In Figure 11, add a kind of filler, form " inside " polymeric layer 140.Thereby through hole has metal-polymer-metal structure, because inner polymeric layer is centered on by electroplated metal layer.
In Figure 12, barrier layer 95a and splash-proofing sputtering metal layer 95b are added on the first surface 11.In Figure 13, one deck photoresist 102 is rotated and is coated to first and second surfaces 11,12.In Figure 14, another electrodeposited coating 95c is added on the top of splash-proofing sputtering metal layer 95b.In Figure 15, scolder 95d is added on the top of electrodeposited coating 95c.In Figure 16, remove photoresist from first surface 11.In Figure 17, the unwanted part of top thin metal layer (to the side of through hole) is etched.In Figure 18, remove photoresist from second surface 12.In Figure 19, on the top of first surface 11, make scolder be filled in thin metal layer 95a-c around.
Therefore, device 20,30 has a through hole (TSV) that extends through it.The 3rd parts 88 of first electrodeposited coating and another electrodeposited coating 95c of through hole can be used as and electrically contact, and are used to connect this device and another device above or below device 20,30.Usually scolder 95d will be applied to another electrodeposited coating, and scolder 250 also can be applied to the 3rd parts 88, be electrically connected with convenient.Figure 20 shows two laminated devices.
First device has a non-active layer 200a and an active layer 200b.Second device has a non-active layer 300a and an active layer 300b.First through hole 210 extends through the left side of first device, and connects second through hole 220, and it extends through the left side of second device.Third through-hole 230 extends through the right (laterally with first through hole 210 separately) of first device.Third through-hole 230 connects fourth hole 240, and it extends through the right of second device.
Although the stacked arrangement of Figure 20 only has two devices, more device stack can be arranged at its top.In addition, although two devices shown in Figure 20 have the through hole of Fig. 3 embodiment feature, this is dispensable.Through hole can have other embodiment or its combined feature.In addition, be preferred although two devices have one or more through holes of the present invention, one of them device has the through hole of prior art type, does not perhaps have through hole at all, also is possible, but only has ammeter face feature to be used to be connected to the through hole of first device.
Accompanying drawing and said method and device only are preferred embodiments, should not be counted as restriction the present invention.Modification and equivalent to described special structure, material and method will be apparent to those skilled in the art, and belong in the scope of the invention by the claims definition.

Claims (22)

1. electronics or micro mechanical device, first and second surface and through holes are arranged, this through hole extends through this device to second surface from first surface, this through hole comprises integrally formed first, second and third part, first extends to second surface from first surface, second portion extends a part of first surface that covers this device, and third part is extended a part of second surface that covers this device.
2. device according to claim 1, wherein through hole is to form by electroplating.
3. device according to claim 1, wherein first, second of through hole and third part comprise first electrodeposited coating, wherein another electrodeposited coating is formed on the first surface top of this device.
4. device according to claim 3 wherein provides a barrier layer between described first electrodeposited coating and described another electrodeposited coating.
5. device according to claim 1, wherein the first of through hole comprises first parts and second parts, the cross-sectional area of first parts is bigger than the cross-sectional area of second parts.
6. device according to claim 1, wherein first parts are tapers.
7. device according to claim 1, wherein second parts are tapers.
8. device according to claim 1, wherein through hole comprises a polymer filler.
9. device according to claim 8, wherein polymer filler is centered on by a conductive layer.
10. device according to claim 1, wherein this device is layered on the top or the below of second device or substrate, and is electrically connected to second device by through hole.
11. a method that forms through hole, this through hole extend through an electronics or micro mechanical device, this device has first surface and second surface, and this method comprises: form a through hole, this through hole extends through this device to second surface from first surface; Electroplate to add an integrally formed metal level, it extends through described through hole to described second surface from described first surface; Described integrally formed metal level comprises a part of extending the described first surface of this device portions of covering and extends a part that covers the described second surface of this device portions.
12. method according to claim 11 comprises and adds a polymeric layer in metal level.
13. method according to claim 11, wherein electroplate be by one the end of from and on technology carry out.
14. method according to claim 11, wherein this method also comprise the described device of lamination second top device or below step, make that described device and described second device are electrically connected by through hole.
15. electronics or micro mechanical device, first and second surface and through holes are arranged, this through hole extends through this device to second surface from first surface, wherein this device has a non-active layer and an active layer, wherein first parts of through hole extend through non-active layer, second parts of through hole mainly extend through active layer, and the width of first parts of through hole is wideer than the width of second parts of through hole.
16. device according to claim 15, wherein through hole comprises a polymeric layer and an electrodeposition of metals around this polymeric layer, and described polymer and electrodeposited coating all extend through the activity and the non-active layer of this device.
17. a method that forms through hole, this through hole extend through an electronics or micro mechanical device, this method comprises: by the first of etching formation through hole, form the second portion of through hole by laser drill.
18. according to the method for claim 17, wherein the second portion of through hole extend through device to the small part active region.
19. according to the method for claim 18, wherein the active region of this device comprises a bonding welding pad.
20. according to the method for claim 17, wherein the width of the second portion of through hole is littler than the width of the first of through hole.
21., also comprise step according to the method for claim 17: electroplate with fill or a partially filled conductive metal layer in through hole.
22. the method according to claim 21 also comprises: add a polymeric layer in conductive metal layer.
CN201010222721.9A 2010-06-29 2010-06-29 Through-hole, through-hole forming method and through-hole filling method Active CN101916754B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010222721.9A CN101916754B (en) 2010-06-29 2010-06-29 Through-hole, through-hole forming method and through-hole filling method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010222721.9A CN101916754B (en) 2010-06-29 2010-06-29 Through-hole, through-hole forming method and through-hole filling method

Publications (2)

Publication Number Publication Date
CN101916754A true CN101916754A (en) 2010-12-15
CN101916754B CN101916754B (en) 2012-08-29

Family

ID=43324219

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010222721.9A Active CN101916754B (en) 2010-06-29 2010-06-29 Through-hole, through-hole forming method and through-hole filling method

Country Status (1)

Country Link
CN (1) CN101916754B (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103663344A (en) * 2012-09-12 2014-03-26 快捷半导体(苏州)有限公司 Improved through silicon via including multi-material fill
US9278846B2 (en) 2010-09-18 2016-03-08 Fairchild Semiconductor Corporation Micromachined monolithic 6-axis inertial sensor
US9278845B2 (en) 2010-09-18 2016-03-08 Fairchild Semiconductor Corporation MEMS multi-axis gyroscope Z-axis electrode structure
US9352961B2 (en) 2010-09-18 2016-05-31 Fairchild Semiconductor Corporation Flexure bearing to reduce quadrature for resonating micromachined devices
US9444404B2 (en) 2012-04-05 2016-09-13 Fairchild Semiconductor Corporation MEMS device front-end charge amplifier
US9488693B2 (en) 2012-04-04 2016-11-08 Fairchild Semiconductor Corporation Self test of MEMS accelerometer with ASICS integrated capacitors
US9586813B2 (en) 2010-09-18 2017-03-07 Fairchild Semiconductor Corporation Multi-die MEMS package
US9618361B2 (en) 2012-04-05 2017-04-11 Fairchild Semiconductor Corporation MEMS device automatic-gain control loop for mechanical amplitude drive
US9625272B2 (en) 2012-04-12 2017-04-18 Fairchild Semiconductor Corporation MEMS quadrature cancellation and signal demodulation
US9856132B2 (en) 2010-09-18 2018-01-02 Fairchild Semiconductor Corporation Sealed packaging for microelectromechanical systems
US10050155B2 (en) 2010-09-18 2018-08-14 Fairchild Semiconductor Corporation Micromachined monolithic 3-axis gyroscope with single drive
US10060757B2 (en) 2012-04-05 2018-08-28 Fairchild Semiconductor Corporation MEMS device quadrature shift cancellation
US10065851B2 (en) 2010-09-20 2018-09-04 Fairchild Semiconductor Corporation Microelectromechanical pressure sensor including reference capacitor
WO2023010601A1 (en) * 2021-08-05 2023-02-09 长鑫存储技术有限公司 Semiconductor structure and manufacturing method therefor

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1197491A (en) * 1997-09-24 1999-04-09 Shindo Denshi Kogyo Kk Manufacturing for double sided tape carrier
US6190493B1 (en) * 1995-07-05 2001-02-20 Hitachi, Ltd. Thin-film multilayer wiring board and production thereof
CN1716558A (en) * 2004-06-29 2006-01-04 新光电气工业株式会社 Through electrode and method for forming the same
JP2006295073A (en) * 2005-04-14 2006-10-26 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
US20070026676A1 (en) * 2005-08-01 2007-02-01 Matsushita Electric Industrial Co., Ltd. Via hole machining for microwave monolithic integrated circuits
EP1920461A1 (en) * 2005-08-31 2008-05-14 Forschungsverbund Berlin e.V. Method for producing through-contacts in semi-conductor wafers
CN101276801A (en) * 2007-03-23 2008-10-01 国际商业机器公司 Wafer with through-wafer vias and manufacture method thereof
CN101553903A (en) * 2006-10-17 2009-10-07 丘费尔资产股份有限公司 Wafer via formation

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6190493B1 (en) * 1995-07-05 2001-02-20 Hitachi, Ltd. Thin-film multilayer wiring board and production thereof
JPH1197491A (en) * 1997-09-24 1999-04-09 Shindo Denshi Kogyo Kk Manufacturing for double sided tape carrier
CN1716558A (en) * 2004-06-29 2006-01-04 新光电气工业株式会社 Through electrode and method for forming the same
JP2006295073A (en) * 2005-04-14 2006-10-26 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
US20070026676A1 (en) * 2005-08-01 2007-02-01 Matsushita Electric Industrial Co., Ltd. Via hole machining for microwave monolithic integrated circuits
EP1920461A1 (en) * 2005-08-31 2008-05-14 Forschungsverbund Berlin e.V. Method for producing through-contacts in semi-conductor wafers
CN101553903A (en) * 2006-10-17 2009-10-07 丘费尔资产股份有限公司 Wafer via formation
CN101276801A (en) * 2007-03-23 2008-10-01 国际商业机器公司 Wafer with through-wafer vias and manufacture method thereof

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9856132B2 (en) 2010-09-18 2018-01-02 Fairchild Semiconductor Corporation Sealed packaging for microelectromechanical systems
US9278845B2 (en) 2010-09-18 2016-03-08 Fairchild Semiconductor Corporation MEMS multi-axis gyroscope Z-axis electrode structure
US9586813B2 (en) 2010-09-18 2017-03-07 Fairchild Semiconductor Corporation Multi-die MEMS package
US9352961B2 (en) 2010-09-18 2016-05-31 Fairchild Semiconductor Corporation Flexure bearing to reduce quadrature for resonating micromachined devices
US9278846B2 (en) 2010-09-18 2016-03-08 Fairchild Semiconductor Corporation Micromachined monolithic 6-axis inertial sensor
US10050155B2 (en) 2010-09-18 2018-08-14 Fairchild Semiconductor Corporation Micromachined monolithic 3-axis gyroscope with single drive
US10065851B2 (en) 2010-09-20 2018-09-04 Fairchild Semiconductor Corporation Microelectromechanical pressure sensor including reference capacitor
US9488693B2 (en) 2012-04-04 2016-11-08 Fairchild Semiconductor Corporation Self test of MEMS accelerometer with ASICS integrated capacitors
US9444404B2 (en) 2012-04-05 2016-09-13 Fairchild Semiconductor Corporation MEMS device front-end charge amplifier
US10060757B2 (en) 2012-04-05 2018-08-28 Fairchild Semiconductor Corporation MEMS device quadrature shift cancellation
US9618361B2 (en) 2012-04-05 2017-04-11 Fairchild Semiconductor Corporation MEMS device automatic-gain control loop for mechanical amplitude drive
US9625272B2 (en) 2012-04-12 2017-04-18 Fairchild Semiconductor Corporation MEMS quadrature cancellation and signal demodulation
US9425328B2 (en) 2012-09-12 2016-08-23 Fairchild Semiconductor Corporation Through silicon via including multi-material fill
CN103663344B (en) * 2012-09-12 2017-02-15 快捷半导体(苏州)有限公司 Improved through silicon via including multi-material fill
US9802814B2 (en) 2012-09-12 2017-10-31 Fairchild Semiconductor Corporation Through silicon via including multi-material fill
CN103663344A (en) * 2012-09-12 2014-03-26 快捷半导体(苏州)有限公司 Improved through silicon via including multi-material fill
WO2023010601A1 (en) * 2021-08-05 2023-02-09 长鑫存储技术有限公司 Semiconductor structure and manufacturing method therefor

Also Published As

Publication number Publication date
CN101916754B (en) 2012-08-29

Similar Documents

Publication Publication Date Title
CN101916754B (en) Through-hole, through-hole forming method and through-hole filling method
JP4327644B2 (en) Manufacturing method of semiconductor device
US7994048B2 (en) Method of manufacturing a through electrode
US8232626B2 (en) Via and method of via forming and method of via filling
US8567051B2 (en) Process for the vertical interconnection of 3D electronic modules by vias
US7842610B2 (en) Semiconductor device
TWI480996B (en) Multi-function and shielded 3d interconnects
US8034713B2 (en) Method for stacking and interconnecting integrated circuits
US8373278B2 (en) Semiconductor device having stacked dice disposed on base substrate
KR20120002499A (en) A semiconductor device comprising through hole vias having a stress relaxation mechanism
US7786573B2 (en) Packaging chip having interconnection electrodes directly connected to plural wafers
CN103378034A (en) Semiconductor package with through silicon via interconnect
US20130249047A1 (en) Through silicon via structure and method for fabricating the same
US20210134757A1 (en) Fanout integration for stacked silicon package assembly
US8921984B2 (en) Through silicon via in semiconductor device
CN100481416C (en) Semiconductor device and stacked semiconductor device and the manufacturing methods thereof
US7926165B2 (en) Micro antenna and method of manufacturing the same
US20200098849A1 (en) On-die capacitor for a vlsi chip with backside metal plates
KR20020062796A (en) Semiconductor device and method of manufacturing the same
US8008134B2 (en) Large substrate structural vias
US8853073B2 (en) Method for producing vias
JP2012099518A (en) Through-hole electrode substrate
US8564102B2 (en) Semiconductor device having through silicon via (TSV)
CN218482232U (en) Semiconductor device with a plurality of transistors
TWI420641B (en) Via and method of via forming and method of via filling

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant