CN103092797A - Device for synchronously controlling discrete magnitude interfaces, and method for acquiring discrete magnitude and controlling output - Google Patents
Device for synchronously controlling discrete magnitude interfaces, and method for acquiring discrete magnitude and controlling output Download PDFInfo
- Publication number
- CN103092797A CN103092797A CN2012105403989A CN201210540398A CN103092797A CN 103092797 A CN103092797 A CN 103092797A CN 2012105403989 A CN2012105403989 A CN 2012105403989A CN 201210540398 A CN201210540398 A CN 201210540398A CN 103092797 A CN103092797 A CN 103092797A
- Authority
- CN
- China
- Prior art keywords
- discrete magnitude
- control channel
- port
- interface
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a device for synchronously controlling discrete magnitude interfaces. The device comprises a set of control passage provided with a plurality of ports and a passage port mapping register; and the passage port mapping register is used for configuring the corresponding control passage and ports thereof for each discrete magnitude interface according to the preset corresponding relation between all the discrete magnitude interfaces and the control passage and the ports thereof, so that the critical influence of the conventional asynchronous control mode on the safety of equipment can be avoided, the interface operation steps can be simplified, and operation time is shortened.
Description
[technical field]
The present invention relates to the discrete magnitude Interface Control Technology, particularly relate to the discrete magnitude Interface Control Technology of safety/task key avionic device.
[background technology]
Be widely used the discrete magnitude interface in avionics system, the avionic device of difference in functionality may have One's name is legion, discrete magnitude interface that type is different.The difference of discrete magnitude interface type is embodied in impedance transformation, the signal of discrete magnitude signal and isolates; The digital interface that these discrete interfaces adopt software operation microcontroller or microprocessor to connect is usually controlled.Comprise that to, discrete magnitude interface the discrete magnitude input gathers and discrete magnitude output is controlled according to controlling party, the discrete magnitude input is for the collection of sensor or the indication of equipment state, as shown in Figure 1A; Discrete magnitude output is used for the control of actuator or the operational order of characterization device, as shown in Figure 1B.The equipment that for example is used for aircraft engine parameter acquisition, record may need to gather the state of tens tunnel roads even up to a hundred discrete magnitude inputs; On aircraft (as A380, B787) based on comprehensively modularized avionics system framework, the remote input output interface device of areal distribution is used for the information transmission of backbone network on feasible region scope inner sensor, actuator and machine, and its discrete magnitude interface may reach roads up to a hundred.
Be difficult to capture from the demand of upper strata to the discrete magnitude interface early stage of carrying out the avionic device exploitation and control relevant requirement, and the deviser has also often ignored discrete interface control to the meaning of security of system, system requirements change or system architecture change the control requirement that may affect the discrete magnitude interface in addition, make equipment can not satisfy well requirement of system design, even affect device security/task key.Discrete magnitude interface control simultaneously has very strong disguise to the impact of security of system/task key, even all is difficult to be found in the whole life cycle of equipment.
Avionic device requires that very high safety/task key is arranged, and the control mode of its discrete magnitude interface can affect its safety/task key.
Imperfect and design is inconsiderate complete because of demand analysis, asynchronous control mode is adopted in the control of current avionic device discrete magnitude interface mostly, this control mode is subjected to the impact of the aspects such as task priority dispatching and break in service, make there is potential safety hazard meeting triggering system false-alarm or wrong action; For example there is the risk that produces wrong output in the sequential control of discrete magnitude output, triggers not meeting the action that expection requires, and affects handling safety; The order of discrete magnitude input obtains the state that can not guarantee to obtain at synchronization one group of relevant discrete magnitude, thereby can gather wrong state during the discrete magnitude saltus step, cause wrong logic identification and do the action that makes mistake, and the order operation can increase time delay, affects the performance of equipment executable operations.Can be specifically example based on one group of discrete magnitude interface control operation of certain hypothesis on the process of asynchronous control mode and analyze the impact that it may cause system.
At first suppose: the state of (1) A, B group discrete magnitude before this operation is vacation; (2) suppose that the discrete magnitude input state detects the running time all identical, be Ti, the discrete magnitude output control operation time is all identical, is To, and the logic judgement time is ignored; (3) supposition is really 1, and vacation is 0.
Operation requirements:
Equipment Inspection A organizes (2 tunnel, be respectively I1, I2) equal true time of discrete magnitude logic state, and output B group (three tunnel, be respectively O1, O2, O3) discrete magnitude logic is true, and on machine, actuator is by selecting two votings to allow aircraft make a certain action to B group discrete magnitude three.
Wherein concrete control step as shown in Figure 2, comprises the steps:
Step 1: the logic state that the acquisition interface of equipment by I1 detects I1 is 1, and the state of [O3..O1] is 000 at this moment;
Step 2: the logic state that the acquisition interface of equipment by I2 detects I2 is 1, and the state of [O3..O1] is 000 at this moment;
Step 3: the logic state of equipment judgement [I2..I1] is 11, and the state of [O3..O1] is 000 at this moment;
Step 4: the control that the control interface of equipment by O1 arranges O1 is output as 1, and the state of [O3..O1] is 001;
Step 5: the control that the control interface of equipment by O2 arranges O2 is output as 1, and the state of [O3..O1] is 011 at this moment;
Step 6: the control that the control interface of equipment by O3 arranges O3 is output as 1, and the state of [O3..O1] is 111 at this moment.
In the situation that aforesaid operations step (being S 1, S2, S3, S4, S5, the S6 shown in Fig. 3 A) is continuous, the variation meeting of logic control state [O3..O1] as shown in Figure 3A; Operation steps 4(is S4), step 5(is S5) logic control state that can output error i.e. [O3..O1]=001 and 011.Although two error condition retention times are very short and 011 state actuator can identify consistent with dbjective state, if because certain reason made for 001 state retention time longer, and by the actuator meeting of detecting and then produce false-alarm or do the action that makes mistake.The reason that the state that affects keeps has multiple, such as higher priority task preemption resource, break in service etc. occurring, system exception especially occurs and cause crashing or restarting in frequent interface operation, and these should just cause serious consequence to system.Fig. 3 B is the long a kind of situation of example error-logic state continuance, wherein 001 error condition retention time T
S4Can keep the working time of high-priority task and interrupt service routine consistent.
In addition, when adopting asynchronous control mode to carry out exemplary operations, need to carry out discrete magnitude input acquisition operations twice to I1 and I2, and O1, O2 and O3 are carried out three discrete magnitude output control operations, its running time T=2Ti+3To.
In addition, logic control method need to satisfy system upgrade or changes in demand to the requirement of its flexible configuration.Although this requirement is satisfied in change that can hardware circuit or the laying again of the interconnected cable of airborne equipment, can bring very large workload, cost and risk.
Therefore for satisfying the requirement of various system applies, it is flexible, reliable that avionic device discrete magnitude Interface Control Technology is wanted, and satisfy the requirement of real-time.
[summary of the invention]
The object of the present invention is to provide a kind of discrete magnitude interface synchronization control device, discrete magnitude collection and output control method, solving existing asynchronous control mode to the critical impact of device security, and the problem that the interface operation step is complicated, the running time is long.
For achieving the above object, implement discrete magnitude interface synchronization control device of the present invention and comprise one group of control channel, and this control channel has a plurality of ports, this discrete magnitude interface synchronization control device also comprises an access port mapping register in addition, and this access port mapping register is control channel corresponding to each discrete magnitude interface configuration and its port according to the corresponding relation that predefined each discrete magnitude interface arrives control channel and port thereof.
For achieving the above object, utilize above-mentioned discrete magnitude interface synchronization control device to carry out the method that discrete magnitude gathers, wherein the method is the control channel that configures of the access port mapping register by discrete magnitude interface synchronization control device and the information of port synchronous acquisition discrete magnitude interface input thereof.
For achieving the above object, utilize above-mentioned discrete magnitude interface synchronization control device to carry out the method that discrete magnitude output is controlled, wherein the method is that control channel and the port thereof that the access port mapping register by discrete magnitude interface synchronization control device configures synchronously carries out discrete magnitude output control operation.
According to above-mentioned principal character, predefined each discrete magnitude interface can according to the requirement of system configuration management, be changed the passage mapping relations in real time to the corresponding relation of control channel and port thereof when certain control channel fault.
According to above-mentioned principal character, discrete magnitude interface synchronization control device is realized by a programmable logic device (PLD).
According to above-mentioned principal character, above-mentioned discrete magnitude interface has 64 the tunnel, control channel has 4, and this control channel is 16 bit wides, it is corresponding passage and the port of discrete magnitude interface indication that passage, port configuration list have 6 bit data, wherein to require the passage configuration bit of discrete magnitude interfaces be 2 for 4 control channels, and it is 4 that 16 bit widths of control channel require the port arrangement position of discrete magnitude interfaces.
Compared with prior art, the present invention proposes according to requirement of system design, form by allocation list, passage and the port mapping relation of carrying out each road discrete magnitude interface are configured, avoided traditional asynchronous control mode on the critical impact of device security, and by simplifying the interface operation step, shorten the running time.
[description of drawings]
Figure 1A is the schematic diagram that the discrete magnitude input gathers.
Figure 1B is the schematic diagram that discrete magnitude output is controlled.
Fig. 2 is the control step schematic diagram of the asynchronous control mode of existing discrete magnitude interface.
Fig. 3 A and Fig. 3 B are the logic control view of the asynchronous control mode of discrete magnitude interface shown in Figure 2.
Fig. 3 C is for implementing the logic control view of discrete magnitude interface synchronization control method of the present invention.
Fig. 4 is the control step schematic diagram of a specific embodiment of enforcement discrete magnitude interface synchronization control method of the present invention.
Fig. 5 implements the system framework figure of discrete magnitude interface synchronization control device of the present invention.
Fig. 6 is passage, the port configuration list in embodiment shown in Figure 5.
[embodiment]
See also shown in Figure 4, for implementing the control step schematic diagram of a specific embodiment of the present invention, equal as shown in Figure 2 the same of the hypothesis of this embodiment and operation requirements wherein, its concrete control step comprises:
Step 1: equipment is 11 by the logic state that the acquisition interface of I1 and I2 detects [I2..I1], and the state of [O3..O1] is 000 at this moment, as shown in the S1 in Fig. 3 C;
Step 2: the logic state of equipment judgement [I2..I1] is 11, and the state of [O3..O1] is 000 at this moment, as shown in the S2 in Fig. 3 C;
Step 3: equipment is output as effectively by the control of the control interface setting [O3..O1] of [O3..O1], and the state of [O3..O1] is 111, as shown in the S3 in Fig. 3 C.
As shown in Figure 3 C, when adopting synchronous control mode, in each step (S1 as shown in FIG., S2 and S3), logic control state [O3..O1] can synchronously upgrade, avoid the wrong state of a control 001 and 011 in asynchronous control mode, avoided so well the possibility of initiating system safety/task key problem.
In addition, when adopting synchronous control mode to carry out exemplary operations, only need to gather respectively [I2..I1] and control [O3..O1] by the operation of two steps, its running time T=Ti+To, compare the mistiming that asynchronous control mode has shortened Microsecond grade (the project equipment single-step operation duration is 0.5uS): Δ T=Ti+2To, this mistiming introduces because asynchronous control mode needs order ground collection discrete magnitude input and discrete magnitude output to control; Adopt synchronous control mode can shorten the interface operation time; Particularly fly to join collecting device and remote input output unit for what have a large amount of discrete magnitude interfaces, cause the interface One's name is legion, periodically gather these Interface status and can obviously increase task time, for example the remote input output unit need to be realized the forwarding between various discrete signals, low speed bus data and core network data, and the frequency of its signals collecting and forwarding delay are the important indicators of weighing these equipment, even can have influence on the application of mission critical.Simultaneously, synchronous control mode can obviously shorten the interface operation time.
above-mentioned discrete magnitude interface synchronization control method realizes by discrete magnitude interface synchronization control device as shown in Figure 5, this discrete magnitude interface synchronization control device comprises one group of control channel, and this control channel has a plurality of ports, this discrete magnitude interface synchronization control device also comprises an access port mapping register in addition, each discrete magnitude interface can configure by the access port mapping register according to application demand to the corresponding relation of control channel and port thereof, these configuration informations can be loaded in equipment according to the form of requirement of system design with allocation list or file (as shown in Figure 6), the passage of discrete magnitude interface, the configuration of port are relevant to the bit wide of overall channel number and control interface.In the specific implementation, discrete magnitude interface synchronization control device shown in Figure 5 can be realized by a programmable logic device (PLD).Simultaneously, in the specific implementation, can according to the requirement of system configuration management, change in real time the passage mapping relations when certain channel failure.
Fig. 5 is represented is example for 64 road discrete magnitude interfaces to 4,16 a bit wide control channel.Fig. 6 is passage, the port configuration list in embodiment shown in Figure 5, supports the synchronous control mode of [O3..O1] shown in Figure 5.
In Fig. 5, the passage configuration bit of 4 control channels requirement discrete magnitude interfaces is 2; It is 4 that 16 bit widths of control channel require the port arrangement position of discrete magnitude interfaces, and namely altogether to need 6 bit data be corresponding passage and the port of discrete magnitude interface indication for passage, port configuration list.
As mentioned above, when carrying out the discrete magnitude collection, the information of the control channel that can configure by the access port mapping register of above-mentioned discrete magnitude interface synchronization control device and the input of port synchronous acquisition discrete magnitude interface thereof.Export when controlling and carry out discrete magnitude, the control channel that can configure by the access port mapping register of discrete magnitude interface synchronization control device and port thereof synchronously carry out discrete magnitude output control operation.So, not needing needs order ground collection discrete magnitude input and discrete magnitude output to control with existing asynchronous control mode, adopt this synchronous control mode can shorten the interface operation time, be specially adapted to fly to join collecting device and remote input output unit for what have a large amount of discrete magnitude interfaces.
But the present invention adopts a kind of synchronous control mode of flexible configuration as can be known from the above mentioned, according to requirement of system design, form by allocation list, passage and the port mapping relation of carrying out each road discrete magnitude interface are configured, avoided traditional asynchronous control mode on the critical impact of device security, and by simplifying the interface operation step, shorten the running time, the equipment that promoted is the performance aspect key in task.And above-mentioned discrete magnitude interface synchronization control mode can realize in programmable logic device (PLD), can realize the optimization of discrete magnitude output control mode, can solve well digital interface and control impact on avionic device safety/task key, and firmware that can the flexible configuration FPGA (Field Programmable Gate Array) or software are eliminated system requirements and changed the impact that brings; And firmware or software can be configured easily and manage, and have greatly reduced the cost that asynchronous control mode is brought; And the state that minimizes the discrete magnitude input interface obtains time delay.
Be understandable that, for those of ordinary skills, can be equal to replacement or change according to technical scheme of the present invention and inventive concept thereof, and all these changes or replacement all should belong to the protection domain of the appended claim of the present invention.
Claims (10)
1. discrete magnitude interface synchronization control device, it is characterized in that this discrete magnitude interface synchronization control device comprises one group of control channel, and this control channel has a plurality of ports, this discrete magnitude interface synchronization control device also comprises an access port mapping register in addition, and this access port mapping register is control channel corresponding to each discrete magnitude interface configuration and its port according to the corresponding relation that predefined each discrete magnitude interface arrives control channel and port thereof.
2. discrete magnitude interface synchronization control device as claimed in claim 1, it is characterized in that: predefined each discrete magnitude interface can according to the requirement of system configuration management, be changed the passage mapping relations in real time to the corresponding relation of control channel and port thereof when certain control channel fault.
3. discrete magnitude interface synchronization control device as claimed in claim 1 is characterized in that: discrete magnitude interface synchronization control device is realized by a programmable logic device (PLD).
4. discrete magnitude interface synchronization control device as claimed in claim 1, it is characterized in that: above-mentioned discrete magnitude interface has 64 the tunnel, control channel has 4, and this control channel is 16 bit wides, it is corresponding passage and the port of discrete magnitude interface indication that passage, port configuration list have 6 bit data, wherein to require the passage configuration bit of discrete magnitude interfaces be 2 for 4 control channels, and it is 4 that 16 bit widths of control channel require the port arrangement position of discrete magnitude interfaces.
5. one kind is utilized right will show that 1 described discrete magnitude interface synchronization control device carries out the method that discrete magnitude gathers, and is characterized in that: the control channel that the access port mapping register of the method by discrete magnitude interface synchronization control device configures and the information of port synchronous acquisition discrete magnitude interface input thereof.
6. method as claimed in claim 5 is characterized in that: predefined each discrete magnitude interface can be according to the requirement of system configuration management to the corresponding relation of control channel and port thereof, change passage mapping relations in real time when certain control channel fault.
7. method as claimed in claim 5 is characterized in that: the method realizes by a programmable logic device (PLD).
8. one kind is utilized right will show that 1 described discrete magnitude interface synchronization control device carries out the method that discrete magnitude output is controlled, and is characterized in that: control channel and port thereof that the access port mapping register of the method by discrete magnitude interface synchronization control device configures synchronously carry out discrete magnitude output control operation.
9. method as claimed in claim 8 is characterized in that: predefined each discrete magnitude interface can be according to the requirement of system configuration management to the corresponding relation of control channel and port thereof, change passage mapping relations in real time when certain control channel fault.
10. method as claimed in claim 8 is characterized in that: the method realizes by a programmable logic device (PLD).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210540398.9A CN103092797B (en) | 2012-12-13 | 2012-12-13 | Discrete magnitude interface synchronization control device, discrete magnitude collection and output control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210540398.9A CN103092797B (en) | 2012-12-13 | 2012-12-13 | Discrete magnitude interface synchronization control device, discrete magnitude collection and output control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103092797A true CN103092797A (en) | 2013-05-08 |
| CN103092797B CN103092797B (en) | 2016-02-03 |
Family
ID=48205387
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210540398.9A Active CN103092797B (en) | 2012-12-13 | 2012-12-13 | Discrete magnitude interface synchronization control device, discrete magnitude collection and output control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103092797B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108387838A (en) * | 2018-03-07 | 2018-08-10 | 天津芯海创科技有限公司 | The method of chip detecting method, device, chip and design chips |
| CN109143959A (en) * | 2018-09-11 | 2019-01-04 | 陕西千山航空电子有限责任公司 | A kind of highly reliable anti-interference discrete magnitude output control circuit |
| CN110018847A (en) * | 2018-01-10 | 2019-07-16 | 北京思朗科技有限责任公司 | Configurable register and the data access method based on configurable register |
| CN111176227A (en) * | 2019-12-06 | 2020-05-19 | 南京国电南自维美德自动化有限公司 | System and method for realizing synchronous triggering of control task and input/output data |
| TWI748425B (en) * | 2019-04-30 | 2021-12-01 | 大陸商上海微電子裝備（集團）股份有限公司 | Synchronous drive equipment fault diagnosis system and its diagnosis method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5379382A (en) * | 1991-04-22 | 1995-01-03 | Pilkington Micro-Electronics Limited | Uni and bi-directional signal transfer modes in peripheral controller and method of operating same |
| CN1382277A (en) * | 1999-08-30 | 2002-11-27 | 英特尔公司 | Input/output (I/O) address translation in bridge proximate to local (I/O) bus |
| CN101882126A (en) * | 2010-07-13 | 2010-11-10 | 中国科学院计算技术研究所 | Device and method for bridging multiple HT (Hyper Transport) buses to single PCIe (Peripheral Component Interface Express) bus |
| CN202502407U (en) * | 2012-01-05 | 2012-10-24 | 中国商用飞机有限责任公司 | Avionics equipment testing device |
-
2012
- 2012-12-13 CN CN201210540398.9A patent/CN103092797B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5379382A (en) * | 1991-04-22 | 1995-01-03 | Pilkington Micro-Electronics Limited | Uni and bi-directional signal transfer modes in peripheral controller and method of operating same |
| CN1382277A (en) * | 1999-08-30 | 2002-11-27 | 英特尔公司 | Input/output (I/O) address translation in bridge proximate to local (I/O) bus |
| CN101882126A (en) * | 2010-07-13 | 2010-11-10 | 中国科学院计算技术研究所 | Device and method for bridging multiple HT (Hyper Transport) buses to single PCIe (Peripheral Component Interface Express) bus |
| CN202502407U (en) * | 2012-01-05 | 2012-10-24 | 中国商用飞机有限责任公司 | Avionics equipment testing device |
Non-Patent Citations (2)
| Title |
|---|
| 喻玉华: "飞机接口组件仿真器设计", 《洪都科技》 * |
| 孙国兴等: "数字化检验在飞机综合航电系统中的应用", 《飞机设计》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110018847A (en) * | 2018-01-10 | 2019-07-16 | 北京思朗科技有限责任公司 | Configurable register and the data access method based on configurable register |
| CN110018847B (en) * | 2018-01-10 | 2021-01-12 | 北京思朗科技有限责任公司 | Configurable register and data access method based on same |
| CN108387838A (en) * | 2018-03-07 | 2018-08-10 | 天津芯海创科技有限公司 | The method of chip detecting method, device, chip and design chips |
| CN109143959A (en) * | 2018-09-11 | 2019-01-04 | 陕西千山航空电子有限责任公司 | A kind of highly reliable anti-interference discrete magnitude output control circuit |
| TWI748425B (en) * | 2019-04-30 | 2021-12-01 | 大陸商上海微電子裝備（集團）股份有限公司 | Synchronous drive equipment fault diagnosis system and its diagnosis method |
| CN111176227A (en) * | 2019-12-06 | 2020-05-19 | 南京国电南自维美德自动化有限公司 | System and method for realizing synchronous triggering of control task and input/output data |
| CN111176227B (en) * | 2019-12-06 | 2021-09-28 | 南京国电南自维美德自动化有限公司 | System and method for realizing synchronous triggering of control task and input/output data |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103092797B (en) | 2016-02-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103092797B (en) | Discrete magnitude interface synchronization control device, discrete magnitude collection and output control method | |
| US10031497B2 (en) | User configurable terminals for an input module of an industrial controller | |
| CN104506376B (en) | A kind of multi-channel redundant formula CAN test system with frame starting sensitive control Trigger Function | |
| CN107478182A (en) | A kind of multi-channel synchronous vibrating wire acquirer | |
| DE102013210064A1 (en) | Method for providing a generic interface and microcontroller with generic interface | |
| CN107247650B (en) | A kind of servo drive system long-range monitoring method | |
| CN108958225B (en) | Nuclear power plant safety level DCS platform integration testing device | |
| CN105629797A (en) | Output control method and system for N output channels | |
| CN105134451B (en) | Realizing method of pulse monitoring device for durability of automobile ignition coil | |
| CN105357077B (en) | The serial data processing unit and method of more equipment | |
| DE102013210182A1 (en) | Method for providing a generic interface and microcontroller with generic interface | |
| US20150149842A1 (en) | Test device and method using a separate control module for test | |
| CN107014432B (en) | A kind of analog signal monitoring system and method | |
| CN114020511A (en) | FPGA-based fault detection method, device, equipment and readable storage medium | |
| CN203117618U (en) | Faceplate inner circuit system with electrostatic protection function | |
| CN102053189B (en) | A kind of digital oscilloscope with sequence Trigger Function and control method thereof | |
| CN101980172B (en) | Method for defining wrong data of intelligent device in power supply system | |
| CN102281105A (en) | Method and device for detecting optical fiber state | |
| CN103148887A (en) | Multi-module real-time monitoring system and method for achieving data simultaneous storage using the same | |
| CN103412843B (en) | Based on step-length control method and the device of electric system and communication system combined simulation | |
| CN104219227A (en) | Monitored information receiving and distributing equipment | |
| CN105223489A (en) | A kind of interlock circuit testing apparatus and method of testing | |
| CN105425776A (en) | Subway-signal-system vehicle-mounted equipment switching value input channel fault self-inspection system | |
| KR101515473B1 (en) | Intelligent electroni device and method for verification of substation measuring signal | |
| EP2700245B1 (en) | A method of analyzing patching among panels |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |