CN104216844A - Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection - Google Patents

Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection Download PDF

Info

Publication number
CN104216844A
CN104216844A CN201410439433.7A CN201410439433A CN104216844A CN 104216844 A CN104216844 A CN 104216844A CN 201410439433 A CN201410439433 A CN 201410439433A CN 104216844 A CN104216844 A CN 104216844A
Authority
CN
China
Prior art keywords
cpci
bus
virtual
bridge
peripheral
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410439433.7A
Other languages
Chinese (zh)
Inventor
冯妮
耿士华
梁记斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Chaoyue Numerical Control Electronics Co Ltd
Original Assignee
Shandong Chaoyue Numerical Control Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Chaoyue Numerical Control Electronics Co Ltd filed Critical Shandong Chaoyue Numerical Control Electronics Co Ltd
Priority to CN201410439433.7A priority Critical patent/CN104216844A/en
Publication of CN104216844A publication Critical patent/CN104216844A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection. The method comprises the following steps: firstly, a switch is additionally mounted in a computer system, three to ten virtual CPCI-E bridge ports are extended through the switch, a peripheral module is mounted on each CPCI-E bus, exclusive channel bandwidth is provided for each peripheral module, and then, the point-to-point serial communication between each virtual CPCI-E bridge port and peripheral equipment can be realized; a hybrid bridge module is configured in the virtual CPCI-E bridge ports, then, the conversion of data between the CPCI-E buses and CPCI buses is realized, two to eight CPCI peripheral modules can be mounted on each CPCI bus, and the CPCI peripheral modules share bus resources and complete the parallel transmission of valid data. Compared with the prior art, the method has the characteristics of reasonable design, convenience in use and the like; exclusive bandwidth resources, high data transmission rate and flexible extension interfaces are provided for equipment through a point-to-point interconnection technology, so that the problem that a CPCI bus technology is faced with channel bandwidth bottlenecks, bus frequency limitations and the like is solved.

Description

The trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E
Technical field
The present invention relates to computer bus interconnection technique field, specifically the trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E.
Background technology
CPCI is Compact PCI(Compact Peripheral Component Interconnect) English abbreviation, Chinese is also known as compact PCI, it is a kind of bus interface standards that International Industry Technological Problems In Computer Manufacturing person federation (PCI Industrial Computer Manufacturer's Group is called for short PICMG) puts forward in 1994.It is the High performance industrial bus that is standard with PCI electrical code.
CPCI-E is Compact PCI(Compact Peripheral Component Interconnect Express) English abbreviation.
At present, computer system generally adopts CPCI parallel bus mode to carry out high speed data transfer, for peripherals provides the function such as system initialization, port read write, interrupt processing.Along with the develop rapidly of computer technology, computer system is had higher requirement to the effective bandwidth of microcomputer bus, transfer rate, scalability.The problems such as the channel width bottleneck that cpci bus technology faces and bus frequency restriction, can not meet the need of market.
Summary of the invention
Technical assignment of the present invention is to provide the trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E.
Technical assignment of the present invention realizes in the following manner, and the method step is as follows:
First in computer systems, which interchanger is increased, by interchanger expansion 3-10 virtual CPCI-E bridge joint port, each CPCI-E bus mounts 1 peripheral module, exclusively enjoy channel bandwidth for each peripheral module provides, each virtual CPCI-E bridge joint port can realize the point-to-point serial communication with peripherals; A mixing bridge module is configured in virtual CPCI-E bridge joint port, the data between CPCI-E bus and cpci bus are made to realize changing, article one, cpci bus can mount 2-8 CPCI peripheral module, and CPCI peripheral module shared bus resource also completes the parallel transmission of valid data.
Described interchanger expands virtual CPCI-E bridge joint port by setting up Virtual PC bridge.
Described CPCI peripheral module completes the parallel transmission of valid data by the mode of resource arbitration, resource distribution.
The trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E of the present invention compared to the prior art, there is the features such as reasonable in design, easy to use, by point-to-point interconnection technique for equipment provides unshared bandwidth resource, high data rate, flexible expansion interface, solves the problem such as channel width bottleneck and bus frequency restriction that cpci bus technology faces.
Accompanying drawing explanation
Accompanying drawing 1 is the topological structure figure of the trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E. 
Embodiment
Embodiment 1:
The trunk mixed interconnected implementation method step of this CPCI/CPCI-E is as follows:
First in computer systems, which interchanger is increased, interchanger expands 3 virtual CPCI-E bridge joint ports by setting up Virtual PC bridge, each CPCI-E bus mounts 1 peripheral module, channel bandwidth is exclusively enjoyed for each peripheral module provides, each virtual CPCI-E bridge joint port can realize the point-to-point serial communication with peripherals, and this virtual CPCI-E bridge end mouthpiece has the features such as high bandwidth resource, high transfer rate, flexible expansion; A mixing bridge module is configured in virtual CPCI-E bridge joint port, the data between CPCI-E bus and cpci bus are made to realize changing, article one, cpci bus can mount 2 CPCI peripheral modules, CPCI peripheral module shared bus resource, completed the parallel transmission of valid data afterwards by the mode of resource arbitration, resource distribution, achieve CPCI-E/CPCI trunk mixed interconnected.
Embodiment 2:
The trunk mixed interconnected implementation method step of this CPCI/CPCI-E is as follows:
First in computer systems, which interchanger is increased, interchanger expands 5 virtual CPCI-E bridge joint ports by setting up Virtual PC bridge, each CPCI-E bus mounts 1 peripheral module, channel bandwidth is exclusively enjoyed for each peripheral module provides, each virtual CPCI-E bridge joint port can realize the point-to-point serial communication with peripherals, and this virtual CPCI-E bridge end mouthpiece has the features such as high bandwidth resource, high transfer rate, flexible expansion; A mixing bridge module is configured in virtual CPCI-E bridge joint port, the data between CPCI-E bus and cpci bus are made to realize changing, article one, cpci bus can mount 3 CPCI peripheral modules, CPCI peripheral module shared bus resource, completed the parallel transmission of valid data afterwards by the mode of resource arbitration, resource distribution, achieve CPCI-E/CPCI trunk mixed interconnected.
Embodiment 3:
The trunk mixed interconnected implementation method step of this CPCI/CPCI-E is as follows:
First in computer systems, which interchanger is increased, interchanger expands 8 virtual CPCI-E bridge joint ports by setting up Virtual PC bridge, each CPCI-E bus mounts 1 peripheral module, channel bandwidth is exclusively enjoyed for each peripheral module provides, each virtual CPCI-E bridge joint port can realize the point-to-point serial communication with peripherals, and this virtual CPCI-E bridge end mouthpiece has the features such as high bandwidth resource, high transfer rate, flexible expansion; A mixing bridge module is configured in virtual CPCI-E bridge joint port, the data between CPCI-E bus and cpci bus are made to realize changing, article one, cpci bus can mount 5 CPCI peripheral modules, CPCI peripheral module shared bus resource, completed the parallel transmission of valid data afterwards by the mode of resource arbitration, resource distribution, achieve CPCI-E/CPCI trunk mixed interconnected.
Embodiment 4:
The trunk mixed interconnected implementation method step of this CPCI/CPCI-E is as follows:
First in computer systems, which interchanger is increased, interchanger expands 10 virtual CPCI-E bridge joint ports by setting up Virtual PC bridge, each CPCI-E bus mounts 1 peripheral module, channel bandwidth is exclusively enjoyed for each peripheral module provides, each virtual CPCI-E bridge joint port can realize the point-to-point serial communication with peripherals, and this virtual CPCI-E bridge end mouthpiece has the features such as high bandwidth resource, high transfer rate, flexible expansion; A mixing bridge module is configured in virtual CPCI-E bridge joint port, the data between CPCI-E bus and cpci bus are made to realize changing, article one, cpci bus can mount 8 CPCI peripheral modules, CPCI peripheral module shared bus resource, completed the parallel transmission of valid data afterwards by the mode of resource arbitration, resource distribution, achieve CPCI-E/CPCI trunk mixed interconnected.
Said method in verification of computer system, can implementation platform compatible, possess the advantage of high-bandwidth channels, high reliability, high transfer rate.
By embodiment above, described those skilled in the art can be easy to realize the present invention.But should be appreciated that the present invention is not limited to above-mentioned several embodiments.On the basis of disclosed embodiment, described those skilled in the art can the different technical characteristic of combination in any, thus realizes different technical schemes.

Claims (3)

1. the trunk mixed interconnected implementation method of CPCI/CPCI-E, it is characterized in that, the method step is as follows:
First in computer systems, which interchanger is increased, by interchanger expansion 3-10 virtual CPCI-E bridge joint port, each CPCI-E bus mounts 1 peripheral module, exclusively enjoy channel bandwidth for each peripheral module provides, each virtual CPCI-E bridge joint port can realize the point-to-point serial communication with peripherals; A mixing bridge module is configured in virtual CPCI-E bridge joint port, the data between CPCI-E bus and cpci bus are made to realize changing, article one, cpci bus can mount 2-8 CPCI peripheral module, and CPCI peripheral module shared bus resource also completes the parallel transmission of valid data.
2. the trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E according to claim 1, is characterized in that, described interchanger expands virtual CPCI-E bridge joint port by setting up Virtual PC bridge.
3. the trunk mixed interconnected implementation method of a kind of CPCI/CPCI-E according to claim 1, is characterized in that, described CPCI peripheral module completes the parallel transmission of valid data by the mode of resource arbitration, resource distribution.
CN201410439433.7A 2014-09-01 2014-09-01 Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection Pending CN104216844A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410439433.7A CN104216844A (en) 2014-09-01 2014-09-01 Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410439433.7A CN104216844A (en) 2014-09-01 2014-09-01 Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection

Publications (1)

Publication Number Publication Date
CN104216844A true CN104216844A (en) 2014-12-17

Family

ID=52098355

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410439433.7A Pending CN104216844A (en) 2014-09-01 2014-09-01 Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection

Country Status (1)

Country Link
CN (1) CN104216844A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108614797A (en) * 2016-12-12 2018-10-02 中国航空工业集团公司西安航空计算技术研究所 A kind of high low-frequency serial bus integrated interface of polymorphic type

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5960213A (en) * 1995-12-18 1999-09-28 3D Labs Inc. Ltd Dynamically reconfigurable multi-function PCI adapter device
CN101699422A (en) * 2009-09-30 2010-04-28 曙光信息产业(北京)有限公司 Device for carrying out data transmission with terminal
CN101983377A (en) * 2008-04-01 2011-03-02 惠普开发有限公司 Reserving pci memory space for pci devices
CN203759601U (en) * 2014-03-27 2014-08-06 无锡市同芯恒通科技有限公司 Industrial computer mainboard

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5960213A (en) * 1995-12-18 1999-09-28 3D Labs Inc. Ltd Dynamically reconfigurable multi-function PCI adapter device
CN101983377A (en) * 2008-04-01 2011-03-02 惠普开发有限公司 Reserving pci memory space for pci devices
CN101699422A (en) * 2009-09-30 2010-04-28 曙光信息产业(北京)有限公司 Device for carrying out data transmission with terminal
CN203759601U (en) * 2014-03-27 2014-08-06 无锡市同芯恒通科技有限公司 Industrial computer mainboard

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108614797A (en) * 2016-12-12 2018-10-02 中国航空工业集团公司西安航空计算技术研究所 A kind of high low-frequency serial bus integrated interface of polymorphic type

Similar Documents

Publication Publication Date Title
US9043528B2 (en) Bridge between a peripheral component interconnect express interface and a universal serial bus 3.0 device
CN103793355A (en) General signal processing board card based on multi-core DSP (digital signal processor)
EP3029884A1 (en) Commissioning method, master control board, and service board
CN108780430B (en) Sending Universal Serial Bus (USB) data over an alternate mode connection
CN204883525U (en) External switching card
US20130124772A1 (en) Graphics processing
CN205263801U (en) Switching integrated circuit board of PCIE signal
CN204904151U (en) Built -in switching card
CN202406141U (en) Fire wall
CN104216844A (en) Method for realizing CPCI (Compact Peripheral Component Interconnect)/CPCI-E (Compact Peripheral Component Interconnect Express) hybrid bus interconnection
CN106161169A (en) A kind of multi-host network exchange system
CN108614797A (en) A kind of high low-frequency serial bus integrated interface of polymorphic type
CN103116560B (en) Programmable blade server structure
CN207503207U (en) For the integrated test system of multiplex roles
TWM516186U (en) Thunderbolt sharing console
TW202005485A (en) Switch board for expanding peripheral component interconnect express compatibility
US20140317320A1 (en) Universal serial bus devices supporting super speed and non-super speed connections for communication with a host device and methods using the same
CN108199784A (en) Multifunctional comprehensive avionics tests system
CN203870516U (en) Internet access switching over card based on high-speed peripheral interconnection
US20140032802A1 (en) Data routing system supporting dual master apparatuses
CN104123259A (en) USB resource utilization method
CN210807520U (en) Dual-system networking all-in-one machine
CN209860929U (en) Communication bus structure
CN102841875A (en) Host computer with intelligent bus interface and security system
CN107645638B (en) Video processor and backplane communication method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20141217

WD01 Invention patent application deemed withdrawn after publication