CN1187890A - 提供远程pci槽扩展的装置和方法 - Google Patents

提供远程pci槽扩展的装置和方法 Download PDF

Info

Publication number
CN1187890A
CN1187890A CN96194775A CN96194775A CN1187890A CN 1187890 A CN1187890 A CN 1187890A CN 96194775 A CN96194775 A CN 96194775A CN 96194775 A CN96194775 A CN 96194775A CN 1187890 A CN1187890 A CN 1187890A
Authority
CN
China
Prior art keywords
expansion
pci
bridge circuit
bus
cable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN96194775A
Other languages
English (en)
Other versions
CN1098492C (zh
Inventor
B·扬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN1187890A publication Critical patent/CN1187890A/zh
Application granted granted Critical
Publication of CN1098492C publication Critical patent/CN1098492C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/4045Coupling between buses using bus bridges where the bus bridge performs an extender function
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10Distribution of clock signals, e.g. skew
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0024Peripheral component interconnect [PCI]

Abstract

提供PCI槽扩展(21)的装置和方法。插入一个主PCI槽(10)中的异步PCI到PCI桥路(34)通过一条电缆式PCI总线(16)连接到一个扩展模块(4)。该桥路建立两个不同的时域。产生一个扩展时钟信号(18),其定时要为在整个扩展时钟域上一致到达而匹配。由此扩展的槽数可为主系统使用。

Description

提供远程PCI槽扩展的装置和方法
1.发明领域
本发明涉及计算机系统的总线结构,具体说,本发明涉及使用PCI作为电缆总线扩展系统中可用的PCI槽的数目。
2.相关技术
外设部件互连(PCI)总线是高性能低等待时间I/O总线,它能使系统成本最低。计算机工业界很快广泛接受了PCI总线。PCI总线标准提供了高带宽和高度灵活性,这些性能独立于新的处理器技术和提高了的处理器速度,目前计算机系统设计师主要在设计用于PCI总线的速度敏感的外设,诸如图形加速器和SCSI磁盘驱动器控制器。
PCI规范已确切定义,特别参见PCI局部总线规范,修改版2.0,1993年4月30日。该规范反应了PCI能够以直到33MHz的任何频率运行。这种高水平的可能吞吐量使得PCI成为规模服务器(volume server)的理想选择。不幸的是,在这种速度下,PCI总线沿单一总线段只支持3-4个槽。这种槽数目在规模服务器市场对于实际应用来说低得不能接受。一些现有技术已解决这一问题,它把多个PCI总线级联到主母板上。不幸的是这样的级联增加了基本系统的成本,而且仍然不能提供规模服务器必需的槽扩展水平。此外,这种单机箱系统在用户需求改变时不容易扩展。
在多个模块化机箱之间以总线连接的可能性在PCI的意义上隐含某种独特的问题。具体说,使用可用的PCI到PCI桥路必须同步时钟系统宽度。因为PCI不需要标准的主时钟信号,所以不能使用锁相环来同步桥路的两侧。多机箱系统的剪切物理尺寸使单时钟域的这种同步甚至更成问题。这些问题要求必须定制设计电路来提供机箱外的槽扩展。
另外,PCI总线的规范需要为所有支持的槽有4个低电平有效电平敏感的中断插脚,并定义这些中断作为硬件共享应用。这意味着多个PCI设备可以驱动同一中断线或者多个PCI中断线可以由不同的设备驱动,但是可能对系统中断控制器产生单一中断,它由一个共享的中断驱动程序服务,于是,随着必须共享中断的槽数目的增加,解决中断源需要的资源和开销也随着共享槽数目的增加而增加。
由此希望提供一种装置,它能使PCI槽扩展而无需不必要地增加主系统的成本。这种装置应能向前和向后兼容,不需为每一特定系统定制。扩展槽的性能必须维持在一个可接受的高水平上,同时系统的可扩展性应该易于满足日益增加的处理器能力的需求。还希望开发一种简化由这种所扩展的系统产生的中断的方式。
附图简介
图1表示本发明的主机模块和扩展模块的方框图;
图1A是本发明的电缆总线中的信号和所需插脚的表;
图2是本发明的模块接口的方框图;
图3是用于本发明扩展模块的时钟生成电路的图;
图4是列出适用于本发明的电缆的性能指标的表;
图4A是表示为本发明的两个可能操作点的定时预算表。
发明概述
本发明提供扩展可用于主系统的PCI槽数目的装置和方法。通过使用一个异步PCI到PCI桥路,隔离主机时域和扩展时域。响应在扩展模块中产生和控制的时钟信号的电缆式PCI总线用于在独立的主机箱和扩展机箱之间传送信号。因为扩展系统不依赖于主机时钟或者主系统的功能,因此适于集成在现有系统中,而且并不增加基本主系统的成本。从而本发明在需求改变时很容易扩展。
在一个实施例中,除槽扩展外,本发明还提供中断扩展。这是通过提供连到扩展卡上的主APCI总线的设备和提供将由扩展PCI槽产生的PCI中断编码到在扩展母板上的APCI中的设备而实现的。这种扩展将减少与由扩展槽共享的中断服务关联的总开销。
本发明的详细描述
本发明提供一种方法和装置,它使用电缆式PCI总线提供扩展可用于主系统的PCI槽的数目。为说明起见,叙述特定的细节以提供对本发明的彻底理解。然而,熟悉本技术领域的人理解,通过阅读本说明书,本发明可以不用这些细节实现。此外,公知的元件、设备、处理步骤等等未加叙述以避免模糊本发明。
图1表示了包括了本发明的系统的方框图。该主系统位于一个主机箱1内,它包括一个主母板3。该主母板有由系统总线7连接到存储器6的CPU5。该母板上提供桥路8以桥接系统总线7和主PCI总线9。在33MHz下,PCI性能指标仅允许在单一总线段上有3-4个槽10。通过在主PCI总线9上至少一个槽10中安装一个扩展卡11,能够扩展系统总体的槽数目。
扩展卡11有一个基本扩展桥路(PEB)12(下面参考图2详细叙述)和一个电缆接头15,一个示例实施例使用100个插脚的电缆接头。扩展卡还提供一个可选的APCI连接器14以允许卡11连接到APCI总线(在主母板3上未示出)上。这允许足够的信号导体容纳所有PCI需要的信号的并行传输线和足够的接地。图1A是一个相关PCI信号表。根据沿电缆16的传播速度和电缆偏斜选择电缆16。最好选择最小偏斜而有最大传播速度的电缆16。电缆16用作在PEB16的扩展侧和辅助扩展桥路(SEB)19(下面详细叙述)之间的点对点PCI总线。电缆16的两端都要以近似等于该电缆的特性阻抗的阻抗端接。在示例实施例中,使用特性阻抗为88±5欧姆的6英尺HIPPI电缆。HIPPI电缆满足ANSI标准,包括50个双绞线,从而提供合适数目的信号线。也可以使用较小的电缆和较少插脚的连接器,但是这将在某种程度上限制其功能。
扩展机箱2包括一个扩展母板4,电缆16通过连接器17连接在其上。PCI总线从连接器连到SEB。扩展系统中的定时由时钟发生器18提供,它与主机时钟(未示出)异步而独立。辅助PCI总线(SPB)20上可用的槽21的数目由产生的时钟信号的速度决定。在25MHz下,有8-12槽可用;而在33MHz下,只有3-4槽可用。
在本发明的范围内希望和可能把多个扩展模块连接到单一主模块上(每一可用的PCI槽插一卡)。从一个扩展模块级联一个扩展模块也在本发明的范围之内。
图2更清楚地叙述PEB12、电缆16和SEB19之间的关系。图2分为3个时钟域。主时钟域30,扩展时钟域32和一个可选APCI时钟域31。本发明使用主模块和扩展模块之间的一个异步桥路33。一个PCI到PCI桥路包括一个基本总线接口和一个辅助总线接口。在异步桥路的情况下,基本总线接口负责主时钟,而辅助接口负责扩展时钟,从而在主时钟域30和扩展时钟域32之间产生一个异步边界13。在最基本的水平下,这可以为每一相关信号使用一对D触发器而实现。实际上为保证时钟速率变化场合下数据的有效性,最好在这两个接口之间提供某种存储。边界内和边界外的4×16字节的队列认为是适当的。有关进一步的细节参见PCI到PCI的桥路规范,修订版1.0,1994年4月15日。
在一个示例实施例中,主PCI总线连接到扩展卡上PEB中包含的一个异步PCI到PCI桥路33上。桥路33的主机侧在主时钟域30中运行,而扩展侧与扩展时钟域32同步。PEB12还包括一个多路分离器38以便多路分离从扩展系统来的支持4个PCI的中断。在PEB12中还可以提供一个可选APCI总线接口36,从而扩展扩展系统可用的中断。这种接口必须部分以APCI时钟域31、部分以扩展时钟域32异步运行,值得注意的是该选项不符合PCI规范。在共同未决的申请“集成PCI到PCI桥路的I/O处理器结构”中的智能I/O单元支持这些功能。因此,本发明设想的一个实施例使用这样的一个智能I/O单元作为PEB12。
异步桥路33的扩展端通过电缆式PCI总线16连接到扩展母板41上的SEB19上。电缆16包括PCI总线信号44,扩展域时钟信号40,一个SINT#39。SINT#39不是标准的PCI线,而是传送串行化的标准PCI中断的一条线。串行化标准PCI中断的一种方法是连续使4个标准PCI中断信号与PCI时钟同步,并在发生变化时通过在SINT#上的接口使用如图5所示的由一个开始位(低)、INTA#、INTB#、INTC#、INTD#、奇校验位和一个中止位(高)组成的协议发送信息。如果一个中断在I/OAPCI上未屏蔽,那么就不应该在SINT#信号上对INT#线进行串行化(亦即它应该解释为是不活动的)。在这种情况下,I/OAPCI将负责分配中断给主模块。SINT#协议在复位期间被连续驱动(所有中断都不活动)。中断串行器还在16个不活动时钟后发送一个新消息。
PEB使用SINT#解码INTA#、INTB#、INTC#、INTD#的当前值。每当中断多路分离器方框观察到SINT#变低,则它捕获接下来4个时钟的数据,并且如果奇偶校验(开始位后第5个时钟)正确,那么使用该数据更新4个中断输出的当前值。如果检测到奇偶性不正确,则忽略该数据。该中断串行化过程为每一级扩展子系统在最坏情况下引起9个时钟的延迟(2个用于同步,7个用于发送),它在25MHz下为360ns。这只是串行化中断的一个简单的方式。对于本技术领域一般技能的人员来说,可以想到其它的串行化方案,这样的方案可以考虑用于本发明。
在电缆16的扩展端,SEB19包含PCI到PCI桥路34,它可以是同步的也可以是异步的。SEB19还可选包含一个I/OAPCI35,它扩展可由该扩展系统使用的中断数目,并减少或者消除轮询,在组合的主、扩展系统中所有的PCI槽仅共享提供4个PCI的中断时需要这种轮间。最后,提供一个中断控制设备37要么在电缆16到多路选择器的范围控制PCI支持的中断,或者,如果提供的话,控制槽中断进入I/O APCI35,后者接着沿电缆16将该中断传送到APCI总线接口36。再次考虑使用在共同未决申请中叙述的智能I/O单元来实现SEB19。另外,在扩展母板4上有时钟发生设备18和辅助PCI总线45。
在图2中,在辅助PCI总线45上显示了8个槽21。PCI不定义最大槽数,它只刚性定义电气特征。具体说,PCI定义时钟偏斜+主板上要输出的时钟+在目的地的建立时间+调整时间≤时钟周期。在下面叙述的时钟发生方案中分配给调整的时间用作沿电缆16向下的飞行时间,从而减少在主模块和扩展模块之间的事务处理的等待时间。由于每一槽21的引入增加系统的容量,从而不利地影响状态之间的事务处理速度,亦即调整时间,因此较慢的时钟增加了可用于调整的时间,从而相应地增加了系统可以处理的负载(槽)的数目。如果运行在25MHz下的话,可考虑提供8-12槽。
图3表示本发明的时钟发生,振荡器50产生一个最高33MHz的所希望的频率的时钟信号。可以看出,不一定使用振荡器产生时钟信号,可以使用任何产生具有希望频率的信号的常规的方法。在示例实施例中,振荡器50产生25MHz的时钟信号。
本发明需要多个从单一信号源产生的时钟复制。图3表示通向电缆16和10条其它信号线58的时钟信号。这对右面的槽21和SEB19来说是足够的。在电缆15的主接口端和扩展机箱接口58使用的时钟必须在时钟偏斜定时要求内到达。为此目的,沿每一线使用低偏斜时钟驱动器51以便使沿不同线的偏斜最小,并在本地线和远程接口之间引入一个延迟元件。通过使在电缆16到主(远程)接口15中的传播延迟与延迟元件52匹配,有可能分别在接口15和58处实现希望的时钟同步。为选择一个合适的延迟线52值,存在两种可选方案,一种是要么将到该电缆的该信号延迟为电缆中的传播延迟来延迟本地线或者将到该电缆的该信号延迟为它的时钟信号周期减去该传播延迟的时间。图3说明沿本地线引入的延迟元件52。打算使用一种无源延迟线或者合适的高速缓冲器实现希望的延迟。扩展母板4和SEB19上的槽21之间的最大时钟偏斜是2ns。图4反应满足PCI规范的可能的选择。重要的是每一时钟信号线应该尽可能紧密匹配。于是,沿每一线使用同一数目的缓冲器驱动器51。阻抗56应该与扩展母板4上的时钟迹线的特性阻抗匹配。此外,从缓冲器51到它们的目的地的印刷电路板迹线的长度应该尽可能紧密匹配,包括从驱动电缆连接的缓冲器来的迹线。这可以通过增加所有迹线的长度以匹配自然长度最长的迹线而实现。最关键的长度匹配是在通向SEB19的时钟和通过电缆16驱动PEB12的时钟之间的长度匹配。适当选择延迟线52的值将改善这一匹配。
电气连接方案使用桥路芯片(亦即PEB和SEB)连接到使用串联端接的电缆。这一端接是外部的。串联端接值等于电缆阻抗减去驱动器阻抗。电缆的源端用1/2电压入射波形驱动,该电压入射波形由于在电缆末端所遇到的数值为1的反射系数加倍而成为全电压波形。在驱动电缆时,串联端接形成半波入射波形,它遇到系数为1的反射。在使用6英尺电缆的实施例中,这种电缆的特性阻抗是88±5欧姆。相应地,适当的端接阻抗可以参考所选择的驱动器的阻抗而选择。
还可能把时钟发生器18放在扩展卡11上。尽管上述同样的规则可应用于这种安排,然而维持需要的信号协调随着要协调的远程信号数目的增加而更成问题。尽管如此,这种安排仍然在本发明的范围和考虑之内。
在上述说明中,参考具体的实施例叙述了本发明,然而十分明显,可以对其进行各种修改而不离开在所附权利要求中说明的本发明的更宽的精神和范围,相应地本说明书和附图应该视为是说明性的而非限制性的。因此,本发明的范围只应由所附权利要求限制。

Claims (21)

1.一种提供PCI槽扩展的的装置,包括:
一个扩展卡,所述卡具有在其上配置的一个异步PCI到PCI桥路,该桥路有主机侧和扩展侧,用以连接到一块主母板;
具有多个PCI槽的扩展板;
一个电缆式PCI总线,用于连接该扩展卡到该扩展母板;
一个时钟发生器,用于提供时钟信号给扩展母板和异步PCI到PCI桥路的扩展侧。
2.如权利要求1所述装置,其中,所述时钟发生器配置在扩展母板上。
3.如权利要求2所述装置,其中,时钟发生器产生一个25MHz的信号。
4.如权利要求2所述装置,其中,
扩展母板进一步包括一个辅助扩展桥路;
连接电缆信号到具有多个槽的一个扩展PCI总线。
5.如权利要求4所述装置,其中,
辅助扩展桥进一步包括一个中断控制电路和一个I/OAPCI;
扩展卡进一步包括一个APCI接口。
6.如权利要求1所述装置,其中,所述异步桥路是一个智能I/O单元。
7.如权利要求4所述装置,其中,辅助扩展桥路是一个智能I/O单元。
8.一个提供扩展的PCI槽数目的模块化计算机系统,包括:
一个主模块,具有其上配置CPU的主母板;
一个配置在该主母板上、响应主时钟并具有多个主PCI槽的PCI总线;
一个扩展卡,用于连接多个主PCI槽中的一个;
一个具有扩展母板的扩展模块,所述扩展母板具有带多个扩展PCI槽和响应一个扩展时钟信号的一个扩展PCI总线;
一个电缆式PCI总线,用于连接主模块和扩展模块。
9.如权利要求8所述模块化计算机系统,进一步包括
一个基本扩展桥路,用于提供该电缆式总线和该主PCI总线之间的接口;
一个辅助扩展桥路,用于提供该电缆式总线和该扩展PCI总线之间的接口;
配置在该扩展模块之内的一个时钟发生器,用于产生所述扩展时钟信号。
10.如权利要求9所述模块化计算机系统,其中:
所述基本扩展桥路包括一个异步PCI到PCI桥路和一个多路分离器;
所述辅助扩展桥路包括一个PCI到PCI桥路和一个中断控制单元。
11.如权利要求9所述模块化计算机系统,其中,所述扩展时钟信号是25MHz。
12.如权利要求9所述模块化计算机系统,其中,所述电缆式总线包括一根每端有100针接头的100个电缆导线。
13.如权利要求9所述模块化计算机系统,其中,所述基本扩展桥路是一个智能I/O单元。
14.如权利要求10所述模块化计算机系统,其中,所述基本扩展桥路进一步包括;
一个APCI接口单元;
所述辅助扩展桥路进一步包括一个I/OAPCI单元。
15.在一个计算机系统中提供PCI槽模块化扩展的方法,包括的步骤有:
在主模块的一个PCI槽中安装一块扩展卡;
用电缆连接所述扩展卡到一个扩展模块;
产生一个独立于主时钟信号的扩展时钟信号;
在该扩展卡上隔离该主时钟信号和扩展时钟信号;
在沿电缆的模块之间用电缆实现PCI传输。
16.如权利要求15所述方法,其中,所述隔离步骤是由一个异步PCI到PCI桥路实现的。
17.如权利要求15所述方法,其中,所述生成步骤进一步包括协调扩展时钟信号到达多个本地和远程接口的步骤。
18.如权利要求15所述步骤,其中,所述电缆是作为一个点对点的PCI总线端接和操作的。
19.如权利要求17所述方法,包括:
在所述扩展卡上提供一个APCI总线接口;
在所述扩展模块内放置一个I/O A PCI单元;
把在所述扩展模块中产生的中断传递给主APCI总线。
20.如权利要求15所述方法,其中,一个智能I/O单元执行所述隔离步骤。
21.提供PCI槽扩展的装置,包括:
为安装在一个主系统PCI槽中而隔离主时域和扩展时域的设备;
在一预定距离内传输时钟信号的设备;
为所述扩展时域产生时钟信号的设备;
一个响应所述扩展时域时钟的扩展PCI总线,所述扩展总线具有多个PCI槽;
其中,有从扩展总线传输更多PCI信号到所述隔离设备的设备和所述隔离设备在所述时域之间传递信号。
CN96194775A 1995-06-15 1996-06-17 提供远程pci槽扩展的装置和方法 Expired - Fee Related CN1098492C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/490,778 1995-06-15
US08/490,778 US5696949A (en) 1995-06-15 1995-06-15 System for PCI slots expansion using asynchronous PCI-to-PCI bridge with clock generator for providing clock signal to the expansion mother board and expansion side of bridge

Publications (2)

Publication Number Publication Date
CN1187890A true CN1187890A (zh) 1998-07-15
CN1098492C CN1098492C (zh) 2003-01-08

Family

ID=23949425

Family Applications (1)

Application Number Title Priority Date Filing Date
CN96194775A Expired - Fee Related CN1098492C (zh) 1995-06-15 1996-06-17 提供远程pci槽扩展的装置和方法

Country Status (9)

Country Link
US (3) US5696949A (zh)
EP (1) EP0832458B1 (zh)
JP (1) JPH11514112A (zh)
KR (1) KR100291051B1 (zh)
CN (1) CN1098492C (zh)
AU (1) AU6281896A (zh)
DE (1) DE69636519D1 (zh)
HK (1) HK1009866A1 (zh)
WO (1) WO1997000481A1 (zh)

Families Citing this family (116)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5838935A (en) * 1995-06-15 1998-11-17 Intel Corporation Method and apparatus providing programmable decode modes for secondary PCI bus interfaces
US5933613A (en) * 1995-07-06 1999-08-03 Hitachi, Ltd. Computer system and inter-bus control circuit
US5684434A (en) * 1995-10-30 1997-11-04 Cypress Semiconductor Erasable and programmable single chip clock generator
US5819051A (en) * 1995-12-29 1998-10-06 Compaq Computer Corporation Low speed serial bus protocol and circuitry
YU48398A (sh) * 1996-05-01 2000-12-28 Eli Lily And Company Inhibitori halo-supstituisane protein kinaze c
GB9622684D0 (en) 1996-10-31 1997-01-08 Sgs Thomson Microelectronics An integrated circuit device and method of communication therwith
US5761462A (en) * 1996-12-13 1998-06-02 International Business Machines Corporation Method and system for supporting peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a data-processing system
US5761461A (en) * 1996-12-13 1998-06-02 International Business Machines Corporation Method and system for preventing peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a data processing system
US6434611B1 (en) * 1996-12-20 2002-08-13 Mci Communications Corporation System and method for message-based real-time reconfiguration of a network by broadcasting an activation signal to activate a new connection configuration
US5890015A (en) * 1996-12-20 1999-03-30 Intel Corporation Method and apparatus for implementing a wireless universal serial bus host controller by interfacing a universal serial bus hub as a universal serial bus device
US5960405A (en) 1997-02-05 1999-09-28 Fox Enterprises, Inc. Worldwide marketing logistics network including strategically located centers for frequency programming crystal oscillators to customer specification
US5952890A (en) 1997-02-05 1999-09-14 Fox Enterprises, Inc. Crystal oscillator programmable with frequency-defining parameters
JPH10254827A (ja) * 1997-03-06 1998-09-25 Canon Inc 拡張カードおよび拡張カードのアクセス制御方法およびコンピュータが読み出し可能なプログラムを格納した記憶媒体
FI971718A (fi) 1997-04-22 1998-10-23 Nokia Telecommunications Oy Korttipaikkojen lisääminen suurikapasiteettiseen väylään
US5923858A (en) * 1997-05-01 1999-07-13 Cirrus Logic, Inc. Method and apparatus to interface a peripheral device operating in an internal clock domain to a PCI bus operating in a PCI clock domain
US6338150B1 (en) 1997-05-13 2002-01-08 Micron Technology, Inc. Diagnostic and managing distributed processor system
US6173346B1 (en) 1997-05-13 2001-01-09 Micron Electronics, Inc. Method for hot swapping a programmable storage adapter using a programmable processor for selectively enabling or disabling power to adapter slot in response to respective request signals
US6122758A (en) 1997-05-13 2000-09-19 Micron Electronics, Inc. System for mapping environmental resources to memory for program access
US6192434B1 (en) 1997-05-13 2001-02-20 Micron Electronics, Inc System for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals
US6418492B1 (en) 1997-05-13 2002-07-09 Micron Electronics Method for computer implemented hot-swap and hot-add
US6249828B1 (en) 1997-05-13 2001-06-19 Micron Electronics, Inc. Method for the hot swap of a mass storage adapter on a system including a statically loaded adapter driver
US6253334B1 (en) 1997-05-13 2001-06-26 Micron Electronics, Inc. Three bus server architecture with a legacy PCI bus and mirrored I/O PCI buses
US6243773B1 (en) 1997-05-13 2001-06-05 Micron Electronics, Inc. Configuration management system for hot adding and hot replacing devices
US6170067B1 (en) 1997-05-13 2001-01-02 Micron Technology, Inc. System for automatically reporting a system failure in a server
US6134668A (en) 1997-05-13 2000-10-17 Micron Electronics, Inc. Method of selective independent powering of portion of computer system through remote interface from remote interface power supply
US6179486B1 (en) 1997-05-13 2001-01-30 Micron Electronics, Inc. Method for hot add of a mass storage adapter on a system including a dynamically loaded adapter driver
US6182180B1 (en) 1997-05-13 2001-01-30 Micron Electronics, Inc. Apparatus for interfacing buses
US6282673B1 (en) 1997-05-13 2001-08-28 Micron Technology, Inc. Method of recording information system events
US6249834B1 (en) * 1997-05-13 2001-06-19 Micron Technology, Inc. System for expanding PCI bus loading capacity
US6499073B1 (en) 1997-05-13 2002-12-24 Micron Electronics, Inc. System using programmable processor for selectively enabling or disabling power to adapter in response to respective request signals
US6219734B1 (en) 1997-05-13 2001-04-17 Micron Electronics, Inc. Method for the hot add of a mass storage adapter on a system including a statically loaded adapter driver
US6243838B1 (en) 1997-05-13 2001-06-05 Micron Electronics, Inc. Method for automatically reporting a system failure in a server
US6292905B1 (en) 1997-05-13 2001-09-18 Micron Technology, Inc. Method for providing a fault tolerant network using distributed server processes to remap clustered network resources to other servers during server failure
US6304929B1 (en) 1997-05-13 2001-10-16 Micron Electronics, Inc. Method for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals
US6202111B1 (en) 1997-05-13 2001-03-13 Micron Electronics, Inc. Method for the hot add of a network adapter on a system including a statically loaded adapter driver
US6073255A (en) 1997-05-13 2000-06-06 Micron Electronics, Inc. Method of reading system log
US6330690B1 (en) 1997-05-13 2001-12-11 Micron Electronics, Inc. Method of resetting a server
US6269417B1 (en) 1997-05-13 2001-07-31 Micron Technology, Inc. Method for determining and displaying the physical slot number of an expansion bus device
US6247079B1 (en) 1997-05-13 2001-06-12 Micron Electronics, Inc Apparatus for computer implemented hot-swap and hot-add
US5987554A (en) 1997-05-13 1999-11-16 Micron Electronics, Inc. Method of controlling the transfer of information across an interface between two buses
US6269412B1 (en) 1997-05-13 2001-07-31 Micron Technology, Inc. Apparatus for recording information system events
US6249885B1 (en) 1997-05-13 2001-06-19 Karl S. Johnson Method for managing environmental conditions of a distributed processor system
US6272648B1 (en) 1997-05-13 2001-08-07 Micron Electronics, Inc. System for communicating a software-generated pulse waveform between two servers in a network
US6247080B1 (en) 1997-05-13 2001-06-12 Micron Electronics, Inc. Method for the hot add of devices
US6134673A (en) 1997-05-13 2000-10-17 Micron Electronics, Inc. Method for clustering software applications
US6163849A (en) 1997-05-13 2000-12-19 Micron Electronics, Inc. Method of powering up or powering down a server to a maintenance state
US6195717B1 (en) 1997-05-13 2001-02-27 Micron Electronics, Inc. Method of expanding bus loading capacity
US6145098A (en) 1997-05-13 2000-11-07 Micron Electronics, Inc. System for displaying system status
US6202160B1 (en) 1997-05-13 2001-03-13 Micron Electronics, Inc. System for independent powering of a computer system
US6324608B1 (en) 1997-05-13 2001-11-27 Micron Electronics Method for hot swapping of network components
US6170028B1 (en) 1997-05-13 2001-01-02 Micron Electronics, Inc. Method for hot swapping a programmable network adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals
US6266721B1 (en) 1997-05-13 2001-07-24 Micron Electronics, Inc. System architecture for remote access and control of environmental management
US6138250A (en) 1997-05-13 2000-10-24 Micron Electronics, Inc. System for reading system log
US6363497B1 (en) 1997-05-13 2002-03-26 Micron Technology, Inc. System for clustering software applications
US20020052994A1 (en) * 1997-08-18 2002-05-02 Liaqat Y. Khan Section access for pc hard drive and the like
US6212585B1 (en) 1997-10-01 2001-04-03 Micron Electronics, Inc. Method of automatically configuring a server after hot add of a device
US6138179A (en) 1997-10-01 2000-10-24 Micron Electronics, Inc. System for automatically partitioning and formatting a primary hard disk for installing software in which selection of extended partition size is not related to size of hard disk
US6065053A (en) 1997-10-01 2000-05-16 Micron Electronics, Inc. System for resetting a server
US6154835A (en) 1997-10-01 2000-11-28 Micron Electronics, Inc. Method for automatically configuring and formatting a computer system and installing software
US6263387B1 (en) 1997-10-01 2001-07-17 Micron Electronics, Inc. System for automatically configuring a server after hot add of a device
US6088816A (en) 1997-10-01 2000-07-11 Micron Electronics, Inc. Method of displaying system status
US6199173B1 (en) 1997-10-01 2001-03-06 Micron Electronics, Inc. Method for mapping environmental resources to memory for program access
US6275950B1 (en) * 1997-10-28 2001-08-14 Twinhead International Corp. Adjustable PCI asynchronous clock device
US6122677A (en) 1998-03-20 2000-09-19 Micron Technology, Inc. Method of shortening boot uptime in a computer system
US6233638B1 (en) * 1998-03-20 2001-05-15 Micron Electronics, Inc. System for configuring peer devices
US6330667B1 (en) * 1998-06-05 2001-12-11 Micron Technology, Inc. System for read only memory shadowing circuit for copying a quantity of rom data to the ram prior to initialization of the computer system
US6216224B1 (en) * 1998-06-05 2001-04-10 Micron Technology Inc. Method for read only memory shadowing
TW382089B (en) * 1998-06-16 2000-02-11 Asustek Comp Inc System clock frequency switching device and method for computer motherboard
US6205503B1 (en) 1998-07-17 2001-03-20 Mallikarjunan Mahalingam Method for the hot swap and add of input/output platforms and devices
US6223234B1 (en) 1998-07-17 2001-04-24 Micron Electronics, Inc. Apparatus for the hot swap and add of input/output platforms and devices
US6088752A (en) * 1998-08-06 2000-07-11 Mobility Electronics, Inc. Method and apparatus for exchanging information between buses in a portable computer and docking station through a bridge employing a serial link
US6070214A (en) * 1998-08-06 2000-05-30 Mobility Electronics, Inc. Serially linked bus bridge for expanding access over a first bus to a second bus
US7734852B1 (en) 1998-08-06 2010-06-08 Ahern Frank W Modular computer system
US6188255B1 (en) 1998-09-28 2001-02-13 Cypress Semiconductor Corp. Configurable clock generator
US6321335B1 (en) 1998-10-30 2001-11-20 Acqis Technology, Inc. Password protected modular computer method and device
US6584519B1 (en) * 1998-12-22 2003-06-24 Canon Kabushiki Kaisha Extender for universal serial bus
US6311247B1 (en) 1999-01-15 2001-10-30 Hewlett Packard Company System for bridging a system bus with multiple PCI buses
US7774469B2 (en) * 1999-03-26 2010-08-10 Massa Michael T Consistent cluster operational data in a server cluster using a quorum of replicas
US6453426B1 (en) * 1999-03-26 2002-09-17 Microsoft Corporation Separately storing core boot data and cluster configuration data in a server cluster
US6434654B1 (en) * 1999-03-26 2002-08-13 Koninklijke Philips Electronics N.V. System bus with a variable width selectivity configurable at initialization
US6401120B1 (en) * 1999-03-26 2002-06-04 Microsoft Corporation Method and system for consistent cluster operational data in a server cluster using a quorum of replicas
US6718415B1 (en) 1999-05-14 2004-04-06 Acqis Technology, Inc. Computer system and method including console housing multiple computer modules having independent processing units, mass storage devices, and graphics controllers
US6643777B1 (en) 1999-05-14 2003-11-04 Acquis Technology, Inc. Data security method and device for computer modules
JP2001014269A (ja) 1999-06-29 2001-01-19 Toshiba Corp コンピュータシステム
US6574691B1 (en) 1999-07-28 2003-06-03 Koninklijke Philips Electronics N.V. Apparatus and method for interfacing a non-sequential 486 interface burst interface to a sequential ASB interface
US6662219B1 (en) 1999-12-15 2003-12-09 Microsoft Corporation System for determining at subgroup of nodes relative weight to represent cluster by obtaining exclusive possession of quorum resource
US6788073B2 (en) * 1999-12-23 2004-09-07 Dell Products L.P. Data processing systems having mismatched impedance components
EP1161727B1 (en) * 2000-02-14 2006-06-07 Tao Logic Systems LLC Bus bridge
EP1594066A3 (en) 2000-02-14 2006-07-05 Tao Logic Systems LLC Computer docking system and method
EP1653373B1 (en) 2000-02-14 2013-11-13 Tao Logic Systems LLC Bus bridge
US6594719B1 (en) 2000-04-19 2003-07-15 Mobility Electronics Inc. Extended cardbus/pc card controller with split-bridge ™technology
EP1158735A1 (en) * 2000-05-24 2001-11-28 Motorola, Inc. TDMA bus interface, system for communicating data, and method
US6963941B1 (en) * 2000-05-31 2005-11-08 Micron Technology, Inc. High speed bus topology for expandable systems
US6668300B1 (en) 2000-09-14 2003-12-23 Bae Systems Information And Electronic Systems Integration Inc. Computer device having multiple linked parallel busses and associated method
US7103696B2 (en) 2001-04-04 2006-09-05 Adaptec, Inc. Circuit and method for hiding peer devices in a computer bus
US6748458B2 (en) * 2001-08-31 2004-06-08 Hewlett-Packard Development Company, L.P. Modular input/output expansion system for an external computer
US6829692B2 (en) 2001-09-14 2004-12-07 Intel Corporation System and method for providing data to multi-function memory
US6782463B2 (en) 2001-09-14 2004-08-24 Intel Corporation Shared memory array
US7277952B2 (en) * 2001-09-28 2007-10-02 Microsoft Corporation Distributed system resource protection via arbitration and ownership
US6985990B2 (en) * 2002-03-29 2006-01-10 International Business Machines Corporation System and method for implementing private devices on a secondary peripheral component interface
US20040049618A1 (en) * 2002-09-10 2004-03-11 Schmisseur Mark A. Configuration of private devices and device functions
US7100034B2 (en) * 2003-05-23 2006-08-29 Hewlett-Packard Development Company, L.P. System for selecting another processor to be the boot strap processor when the default boot strap processor does not have local memory
US20050251609A1 (en) * 2004-05-04 2005-11-10 Horng-Yee Chou Removable peripheral device
US7356680B2 (en) * 2005-01-22 2008-04-08 Telefonaktiebolaget L M Ericsson (Publ) Method of loading information into a slave processor in a multi-processor system using an operating-system-friendly boot loader
US7404114B2 (en) * 2005-02-15 2008-07-22 International Business Machines Corporation System and method for balancing delay of signal communication paths through well voltage adjustment
US8073042B1 (en) 2005-04-13 2011-12-06 Cypress Semiconductor Corporation Recursive range controller
US7990724B2 (en) 2006-12-19 2011-08-02 Juhasz Paul R Mobile motherboard
KR101430687B1 (ko) * 2007-09-28 2014-08-18 삼성전자주식회사 다이렉트 억세스 부팅동작을 갖는 멀티 프로세서 시스템 및그에 따른 다이렉트 억세스 부팅방법
US8245024B2 (en) 2009-08-21 2012-08-14 Micron Technology, Inc. Booting in systems having devices coupled in a chained configuration
US8429391B2 (en) 2010-04-16 2013-04-23 Micron Technology, Inc. Boot partitions in memory devices and systems
TWI606341B (zh) 2016-03-23 2017-11-21 慧榮科技股份有限公司 記憶裝置及其重置方法
US10289572B2 (en) * 2016-10-14 2019-05-14 General Electric Company Industrial control adjacent input-output modules and methods thereof
US11379399B2 (en) 2018-06-05 2022-07-05 Hewlett-Packard Development Company, L.P. Route demultiplexed signal pairs
US10915329B2 (en) * 2019-02-24 2021-02-09 Winbond Electronics Corporation Delayed reset for code execution from memory device
CN110457247A (zh) * 2019-07-03 2019-11-15 天津市英贝特航天科技有限公司 一种基于fmc标准接口的高速srio总线转换模块
CN113032317A (zh) * 2021-03-30 2021-06-25 北京睿芯高通量科技有限公司 一种基于服务器pcie信号扩展的方法及设备

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4413319A (en) * 1981-03-09 1983-11-01 Allen-Bradley Company Programmable controller for executing block transfer with remote I/O interface racks
US4679166A (en) * 1983-01-17 1987-07-07 Tandy Corporation Co-processor combination
US4882702A (en) * 1986-03-31 1989-11-21 Allen-Bradley Company, Inc. Programmable controller with I/O expansion module located in one of I/O module positions for communication with outside I/O modules
DE3639571A1 (de) * 1986-11-20 1988-06-01 Standard Elektrik Lorenz Ag Verfahren und schaltungsanordnung zum urladen eines zweitrechners
IT1228728B (it) * 1989-03-15 1991-07-03 Bull Hn Information Syst Sistema multiprocessore con replicazione di dati globali e due livelli di unita' di traduzione indirizzi.
US5497497A (en) * 1989-11-03 1996-03-05 Compaq Computer Corp. Method and apparatus for resetting multiple processors using a common ROM
US5191657A (en) * 1989-11-09 1993-03-02 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
AU661016B2 (en) * 1991-06-26 1995-07-13 Samsung Electronics Co., Ltd. Multiprocessor distributed initialization and self-test system
US5335329A (en) * 1991-07-18 1994-08-02 Texas Microsystems, Inc. Apparatus for providing DMA functionality to devices located in a bus expansion chassis
US5371880A (en) * 1992-05-13 1994-12-06 Opti, Inc. Bus synchronization apparatus and method
US5542055A (en) * 1993-05-28 1996-07-30 International Business Machines Corp. System for counting the number of peripheral buses in each hierarch connected to primary bus for creating map of peripheral buses to locate peripheral devices
US5535417A (en) * 1993-09-27 1996-07-09 Hitachi America, Inc. On-chip DMA controller with host computer interface employing boot sequencing and address generation schemes
US5586297A (en) * 1994-03-24 1996-12-17 Hewlett-Packard Company Partial cache line write transactions in a computing system with a write back cache
US5548730A (en) * 1994-09-20 1996-08-20 Intel Corporation Intelligent bus bridge for input/output subsystems in a computer system
US5495569A (en) * 1994-12-30 1996-02-27 Compaq Computer Corp. Circuit for ensuring that a local interrupt controller in a microprocessor is powered up active
US5579277A (en) * 1995-05-01 1996-11-26 Apple Computer, Inc. System and method for interleaving memory banks
US5603051A (en) * 1995-06-06 1997-02-11 Hewlett-Packard Company Input/output processor with a local memory providing shared resources for a plurality of input/output interfaces on an I/O bus
US5590377A (en) * 1995-06-07 1996-12-31 Ast Research, Inc. Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses

Also Published As

Publication number Publication date
KR100291051B1 (ko) 2001-08-07
HK1009866A1 (en) 1999-06-11
US5696949A (en) 1997-12-09
US5954821A (en) 1999-09-21
KR19990022843A (ko) 1999-03-25
DE69636519D1 (de) 2006-10-19
EP0832458A1 (en) 1998-04-01
JPH11514112A (ja) 1999-11-30
AU6281896A (en) 1997-01-15
EP0832458B1 (en) 2006-09-06
US5835784A (en) 1998-11-10
CN1098492C (zh) 2003-01-08
EP0832458A4 (en) 2002-07-24
WO1997000481A1 (en) 1997-01-03

Similar Documents

Publication Publication Date Title
CN1098492C (zh) 提供远程pci槽扩展的装置和方法
US6625687B1 (en) Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
US6629181B1 (en) Incremental bus structure for modular electronic equipment
US6782443B2 (en) Extension of USB functionality through shadowing of a remote USB host controller
US6356959B1 (en) Stackable PCI peripheral devices
US5884053A (en) Connector for higher performance PCI with differential signaling
Farmwald et al. Memory-a fast path to one memory
US4988890A (en) Signal transmission and receiving system with looped transmission line
US20020097220A1 (en) Method of supporting audio for KVM extension in a server platform
US6748469B1 (en) Parallel/serial SCSI with legacy support
US20040010625A1 (en) Interface device and method for transferring data over serial ATA
KR100249337B1 (ko) Ttl 호환 시그널링을 사용한 고속 pci
CN200983160Y (zh) 基于pci总线的无线网卡多用途接口电路
Fountain et al. PCI express: An overview of PCI express, cabled PCI express and PXI express
US20030126337A1 (en) Method of connecting to a KVM transmitter using internal cables
US6668300B1 (en) Computer device having multiple linked parallel busses and associated method
CN112000189A (zh) 一种基于s2500处理器的服务器主板
US6246726B1 (en) High speed digital data transmission by separately clocking and recombining interleaved data subgroups
CN213276522U (zh) 服务器主板及单路服务器
CN116301200B (zh) 一种全局时钟同步的优化方法、电子设备和存储介质
CN213876591U (zh) 一种服务器及sas扩展转接卡
CN1328637C (zh) 用于PCI Express 电脑系统的主机板
JP2001022486A (ja) 電子機器およびコンピュータシステム
CN212484254U (zh) 一种mxm模块安装结构
WO1989007349A1 (en) Universal connector device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20030108

Termination date: 20100617