CN1218960A - 具有不均匀局部位线的分级位线结构的半导体存储器 - Google Patents
具有不均匀局部位线的分级位线结构的半导体存储器 Download PDFInfo
- Publication number
- CN1218960A CN1218960A CN98120719A CN98120719A CN1218960A CN 1218960 A CN1218960 A CN 1218960A CN 98120719 A CN98120719 A CN 98120719A CN 98120719 A CN98120719 A CN 98120719A CN 1218960 A CN1218960 A CN 1218960A
- Authority
- CN
- China
- Prior art keywords
- bit line
- local bitline
- coupled
- sensor amplifier
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (21)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US942,275 | 1997-09-30 | ||
US08/942,275 US5966315A (en) | 1997-09-30 | 1997-09-30 | Semiconductor memory having hierarchical bit line architecture with non-uniform local bit lines |
US942275 | 1997-09-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1218960A true CN1218960A (zh) | 1999-06-09 |
CN1124610C CN1124610C (zh) | 2003-10-15 |
Family
ID=25477844
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN98120719A Expired - Fee Related CN1124610C (zh) | 1997-09-30 | 1998-09-25 | 具有不均匀局部位线的分级位线结构的半导体存储器 |
Country Status (7)
Country | Link |
---|---|
US (1) | US5966315A (zh) |
EP (1) | EP0905701B1 (zh) |
JP (1) | JPH11167792A (zh) |
KR (1) | KR100575044B1 (zh) |
CN (1) | CN1124610C (zh) |
DE (1) | DE69832566T2 (zh) |
TW (1) | TW410350B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102148053A (zh) * | 2010-02-09 | 2011-08-10 | 三星电子株式会社 | 去除了伪边缘存储块的存储器件 |
US10515691B2 (en) | 2016-01-29 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array with bit-lines connected to different sub-arrays through jumper structures |
US10734080B2 (en) | 2018-12-07 | 2020-08-04 | Sandisk Technologies Llc | Three-dimensional memory device containing bit line switches |
US10741535B1 (en) | 2019-02-14 | 2020-08-11 | Sandisk Technologies Llc | Bonded assembly containing multiple memory dies sharing peripheral circuitry on a support die and methods for making the same |
US10854619B2 (en) | 2018-12-07 | 2020-12-01 | Sandisk Technologies Llc | Three-dimensional memory device containing bit line switches |
US10879260B2 (en) | 2019-02-28 | 2020-12-29 | Sandisk Technologies Llc | Bonded assembly of a support die and plural memory dies containing laterally shifted vertical interconnections and methods for making the same |
US11631690B2 (en) | 2020-12-15 | 2023-04-18 | Sandisk Technologies Llc | Three-dimensional memory device including trench-isolated memory planes and method of making the same |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6154864A (en) * | 1998-05-19 | 2000-11-28 | Micron Technology, Inc. | Read only memory embedded in a dynamic random access memory |
US6018489A (en) * | 1998-09-17 | 2000-01-25 | Vanguard International Semiconductor Corporation | Mock wordline scheme for timing control |
US6333866B1 (en) * | 1998-09-28 | 2001-12-25 | Texas Instruments Incorporated | Semiconductor device array having dense memory cell array and heirarchical bit line scheme |
DE19944738C2 (de) * | 1999-09-17 | 2001-08-02 | Infineon Technologies Ag | Segmentierte Wortleitungsarchitektur zur Aufteilung einer Wortleitung in mehrere Bänke für Zellenfelder mit langen Bitleitungen |
GB2354618B (en) * | 1999-09-24 | 2001-11-14 | Pixelfusion Ltd | Memory devices |
DE10004109C2 (de) | 2000-01-31 | 2001-11-29 | Infineon Technologies Ag | Speicherbaustein mit geringer Zugriffszeit |
JP4936582B2 (ja) * | 2000-07-28 | 2012-05-23 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
DE10121837C1 (de) * | 2001-05-04 | 2002-12-05 | Infineon Technologies Ag | Speicherschaltung mit mehreren Speicherbereichen |
US6545899B1 (en) * | 2001-12-12 | 2003-04-08 | Micron Technology, Inc. | ROM embedded DRAM with bias sensing |
US6747889B2 (en) * | 2001-12-12 | 2004-06-08 | Micron Technology, Inc. | Half density ROM embedded DRAM |
US6603693B2 (en) | 2001-12-12 | 2003-08-05 | Micron Technology, Inc. | DRAM with bias sensing |
US20030115538A1 (en) * | 2001-12-13 | 2003-06-19 | Micron Technology, Inc. | Error correction in ROM embedded DRAM |
US20030185062A1 (en) * | 2002-03-28 | 2003-10-02 | Micron Technology, Inc. | Proximity lookup for large arrays |
US6785167B2 (en) * | 2002-06-18 | 2004-08-31 | Micron Technology, Inc. | ROM embedded DRAM with programming |
US6781867B2 (en) | 2002-07-11 | 2004-08-24 | Micron Technology, Inc. | Embedded ROM device using substrate leakage |
US6865100B2 (en) * | 2002-08-12 | 2005-03-08 | Micron Technology, Inc. | 6F2 architecture ROM embedded DRAM |
US7174477B2 (en) * | 2003-02-04 | 2007-02-06 | Micron Technology, Inc. | ROM redundancy in ROM embedded DRAM |
KR100612953B1 (ko) * | 2004-03-31 | 2006-08-14 | 주식회사 하이닉스반도체 | 비트라인의 고속 센싱을 위한 반도체 메모리 소자 |
KR100600056B1 (ko) | 2004-10-30 | 2006-07-13 | 주식회사 하이닉스반도체 | 저 전압용 반도체 메모리 장치 |
US7088638B1 (en) | 2005-02-09 | 2006-08-08 | International Business Machines Corporation | Global and local read control synchronization method and system for a memory array configured with multiple memory subarrays |
DE102006010762B3 (de) * | 2006-03-08 | 2007-10-04 | Infineon Technologies Ag | Integrierter Halbleiterspeicher |
KR100780954B1 (ko) | 2006-08-04 | 2007-12-03 | 삼성전자주식회사 | 감지증폭기 및 이를 구비하는 반도체 메모리 장치, 그리고데이터 센싱 방법 |
US20080031029A1 (en) * | 2006-08-05 | 2008-02-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor memory device with split bit-line structure |
DE102007012902B3 (de) * | 2007-03-19 | 2008-07-10 | Qimonda Ag | Kopplungsoptimierte Anschlusskonfiguration von Signalleitungen und Verstärkern |
US8144537B2 (en) * | 2008-11-11 | 2012-03-27 | Stmicroelectronics Pvt. Ltd. | Balanced sense amplifier for single ended bitline memory architecture |
US8050127B2 (en) * | 2009-02-06 | 2011-11-01 | Hynix Semiconductor Inc. | Semiconductor memory device |
JP2010192052A (ja) * | 2009-02-19 | 2010-09-02 | Hitachi Ulsi Systems Co Ltd | 半導体装置 |
US9275721B2 (en) * | 2010-07-30 | 2016-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Split bit line architecture circuits and methods for memory devices |
KR102393976B1 (ko) | 2015-05-20 | 2022-05-04 | 삼성전자주식회사 | 반도체 메모리 소자 |
US9601162B1 (en) * | 2015-09-10 | 2017-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory devices with strap cells |
US10964683B2 (en) | 2017-08-30 | 2021-03-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array circuit and method of manufacturing the same |
US10776277B2 (en) | 2017-10-31 | 2020-09-15 | Sandisk Technologies Llc | Partial memory die with inter-plane re-mapping |
US10290354B1 (en) | 2017-10-31 | 2019-05-14 | Sandisk Technologies Llc | Partial memory die |
DE102020105669A1 (de) | 2019-12-31 | 2021-07-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrierte schaltung |
CN113129944A (zh) | 2019-12-31 | 2021-07-16 | 台湾积体电路制造股份有限公司 | 集成电路及其方法 |
US11587610B2 (en) * | 2021-05-28 | 2023-02-21 | Microsoft Technology Licensing, Llc | Memory having flying bitlines for improved burst mode read operations |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4636988A (en) * | 1985-01-07 | 1987-01-13 | Thomson Components-Mostek Corporation | CMOS memory arrangement with reduced data line compacitance |
JP3626510B2 (ja) * | 1993-04-13 | 2005-03-09 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
JP3672946B2 (ja) * | 1993-11-30 | 2005-07-20 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
JP4179402B2 (ja) * | 1996-02-15 | 2008-11-12 | 富士通マイクロエレクトロニクス株式会社 | 半導体記憶装置 |
KR0166046B1 (ko) * | 1995-10-06 | 1999-02-01 | 김주용 | 계층적 비트라인 구조를 갖는 반도체 메모리 장치 |
-
1997
- 1997-09-30 US US08/942,275 patent/US5966315A/en not_active Expired - Lifetime
-
1998
- 1998-09-04 DE DE69832566T patent/DE69832566T2/de not_active Expired - Lifetime
- 1998-09-04 EP EP98116745A patent/EP0905701B1/en not_active Expired - Lifetime
- 1998-09-25 CN CN98120719A patent/CN1124610C/zh not_active Expired - Fee Related
- 1998-09-29 JP JP10276135A patent/JPH11167792A/ja active Pending
- 1998-09-30 KR KR1019980040801A patent/KR100575044B1/ko not_active IP Right Cessation
- 1998-09-30 TW TW087116164A patent/TW410350B/zh not_active IP Right Cessation
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102148053A (zh) * | 2010-02-09 | 2011-08-10 | 三星电子株式会社 | 去除了伪边缘存储块的存储器件 |
US8891324B2 (en) | 2010-02-09 | 2014-11-18 | Samsung Electronics Co., Ltd. | Memory device from which dummy edge memory block is removed |
US10515691B2 (en) | 2016-01-29 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array with bit-lines connected to different sub-arrays through jumper structures |
US11133057B2 (en) | 2016-01-29 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory array with bit-lines connected to different sub-arrays through jumper structures |
US10734080B2 (en) | 2018-12-07 | 2020-08-04 | Sandisk Technologies Llc | Three-dimensional memory device containing bit line switches |
US10854619B2 (en) | 2018-12-07 | 2020-12-01 | Sandisk Technologies Llc | Three-dimensional memory device containing bit line switches |
US10741535B1 (en) | 2019-02-14 | 2020-08-11 | Sandisk Technologies Llc | Bonded assembly containing multiple memory dies sharing peripheral circuitry on a support die and methods for making the same |
US10879260B2 (en) | 2019-02-28 | 2020-12-29 | Sandisk Technologies Llc | Bonded assembly of a support die and plural memory dies containing laterally shifted vertical interconnections and methods for making the same |
US11631690B2 (en) | 2020-12-15 | 2023-04-18 | Sandisk Technologies Llc | Three-dimensional memory device including trench-isolated memory planes and method of making the same |
Also Published As
Publication number | Publication date |
---|---|
KR100575044B1 (ko) | 2006-10-25 |
US5966315A (en) | 1999-10-12 |
EP0905701A2 (en) | 1999-03-31 |
TW410350B (en) | 2000-11-01 |
CN1124610C (zh) | 2003-10-15 |
EP0905701A3 (en) | 1999-12-08 |
JPH11167792A (ja) | 1999-06-22 |
DE69832566D1 (de) | 2006-01-05 |
KR19990030297A (ko) | 1999-04-26 |
EP0905701B1 (en) | 2005-11-30 |
DE69832566T2 (de) | 2006-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1124610C (zh) | 具有不均匀局部位线的分级位线结构的半导体存储器 | |
CN1224974C (zh) | 具有包括交错主位线的分级位线结构的半导体存储器 | |
DE10084440B4 (de) | Dynamische inhaltsadressierbare Speicherzelle | |
US6898109B2 (en) | Semiconductor memory device in which bit lines connected to dynamic memory cells extend left and right of sense amplifier column | |
CN1244932C (zh) | 具有对角位线及双字线的高密度半导体存储器 | |
KR930008008B1 (ko) | 반도체 메모리셀 | |
CN1174428C (zh) | 具有分层列选择线结构的空间有效的半导体存储器 | |
US6069815A (en) | Semiconductor memory having hierarchical bit line and/or word line architecture | |
CA2340985A1 (en) | Interleaved wordline architecture | |
US6535451B2 (en) | Semiconductor memory | |
IE53051B1 (en) | A semiconductor memory device | |
CN101416298A (zh) | 半导体存储器件 | |
JP2000114491A (ja) | 密なメモリセルアレイを有する半導体装置アレイおよび階層ビットライン方式 | |
US7405959B2 (en) | Ferroelectric memory device | |
US5677887A (en) | Semiconductor memory device having a large storage capacity and a high speed operation | |
DE4024295A1 (de) | Dynamische halbleiterspeichervorrichtung | |
US6680501B2 (en) | Semiconductor device | |
DE102004034184B4 (de) | Dynamischer Direktzugriffsspeicher | |
US7321514B2 (en) | DRAM memory cell arrangement | |
US20050146916A1 (en) | Series feram cell array | |
US20050045918A1 (en) | Hybrid vertical twisted bitline architecture | |
JPH0869696A (ja) | 半導体記憶装置 | |
US5222038A (en) | Dynamic random access memory with enhanced sense-amplifier circuit | |
WO2019133396A1 (en) | Apparatuses and methods for sense line architectures for semicondcutor memories | |
KR100288819B1 (ko) | 반도체기억장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: INFINEON TECHNOLOGIES AG Free format text: FORMER OWNER: SIEMENS AKTIENGESELLSCHAFT Effective date: 20130227 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130227 Address after: German Neubiberg Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: Siemens AG Effective date of registration: 20130227 Address after: Munich, Germany Patentee after: QIMONDA AG Address before: German Neubiberg Patentee before: Infineon Technologies AG |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160106 Address after: German Berg, Laura Ibiza Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: QIMONDA AG |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20031015 Termination date: 20160925 |
|
CF01 | Termination of patent right due to non-payment of annual fee |