CN1312769C - 直接连结式芯片封装结构 - Google Patents

直接连结式芯片封装结构 Download PDF

Info

Publication number
CN1312769C
CN1312769C CNB2004100660953A CN200410066095A CN1312769C CN 1312769 C CN1312769 C CN 1312769C CN B2004100660953 A CNB2004100660953 A CN B2004100660953A CN 200410066095 A CN200410066095 A CN 200410066095A CN 1312769 C CN1312769 C CN 1312769C
Authority
CN
China
Prior art keywords
chip
lead frame
terminal pin
present
packaging structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2004100660953A
Other languages
English (en)
Chinese (zh)
Other versions
CN1635635A (zh
Inventor
梁志忠
刘道明
周正伟
茅礼卿
闻荣福
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changdian Technology Management Co ltd
Original Assignee
Jiangsu Changjiang Electronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Changjiang Electronics Technology Co Ltd filed Critical Jiangsu Changjiang Electronics Technology Co Ltd
Priority to CNB2004100660953A priority Critical patent/CN1312769C/zh
Publication of CN1635635A publication Critical patent/CN1635635A/zh
Application granted granted Critical
Publication of CN1312769C publication Critical patent/CN1312769C/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
CNB2004100660953A 2004-12-17 2004-12-17 直接连结式芯片封装结构 Active CN1312769C (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100660953A CN1312769C (zh) 2004-12-17 2004-12-17 直接连结式芯片封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100660953A CN1312769C (zh) 2004-12-17 2004-12-17 直接连结式芯片封装结构

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN 200710007838 Division CN1992253A (zh) 2004-12-17 2004-12-17 直接连结式芯片封装用引线框

Publications (2)

Publication Number Publication Date
CN1635635A CN1635635A (zh) 2005-07-06
CN1312769C true CN1312769C (zh) 2007-04-25

Family

ID=34846599

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100660953A Active CN1312769C (zh) 2004-12-17 2004-12-17 直接连结式芯片封装结构

Country Status (1)

Country Link
CN (1) CN1312769C (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101958303B (zh) * 2010-09-04 2012-09-05 江苏长电科技股份有限公司 双面图形芯片正装单颗封装结构及其封装方法
CN101958305B (zh) * 2010-09-04 2012-09-19 江苏长电科技股份有限公司 双面图形芯片正装模组封装结构及其封装方法
CN101927669B (zh) * 2010-09-19 2012-08-15 广东省粤晶高科股份有限公司 一种轮胎压力监测装置的封装工艺

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07297320A (ja) * 1994-04-25 1995-11-10 Hitachi Cable Ltd Bga型半導体装置
CN1162841A (zh) * 1996-03-22 1997-10-22 株式会社日立制作所 半导体集成电路器件及其制造方法
CN1303520A (zh) * 1998-05-29 2001-07-11 罗姆股份有限公司 半导体器件
CN2758976Y (zh) * 2004-12-17 2006-02-15 江苏长电科技股份有限公司 直接连结式芯片封装结构

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07297320A (ja) * 1994-04-25 1995-11-10 Hitachi Cable Ltd Bga型半導体装置
CN1162841A (zh) * 1996-03-22 1997-10-22 株式会社日立制作所 半导体集成电路器件及其制造方法
CN1303520A (zh) * 1998-05-29 2001-07-11 罗姆股份有限公司 半导体器件
CN2758976Y (zh) * 2004-12-17 2006-02-15 江苏长电科技股份有限公司 直接连结式芯片封装结构

Also Published As

Publication number Publication date
CN1635635A (zh) 2005-07-06

Similar Documents

Publication Publication Date Title
US7859089B2 (en) Copper straps
JP4833428B2 (ja) Mosfetデバイス上のフリップクリップアタッチおよび銅クリップアタッチ
US6989588B2 (en) Semiconductor device including molded wireless exposed drain packaging
US9240368B2 (en) Semiconductor device and method of manufacturing the same
US6337510B1 (en) Stackable QFN semiconductor package
US7208818B2 (en) Power semiconductor package
TW588445B (en) Bumpless chip package
WO2006072032A2 (fr) Boitier de dispositif de puissance a contact par billes ('flip-chip contact' ou fcc)
JPH0394438A (ja) 半導体チップモジュール
JP2013508974A5 (fr)
TW200822249A (en) Brace for wire loop
TWI406376B (zh) 晶片封裝構造
TW201021179A (en) Flip-chip chip-scale package structure
CN101719485A (zh) 芯片结构、衬底结构、芯片封装结构及其工艺
CN1312769C (zh) 直接连结式芯片封装结构
US11417625B2 (en) Semiconductor device having an electrical connection between semiconductor chips established by wire bonding, and method for manufacturing the same
CN2758976Y (zh) 直接连结式芯片封装结构
JP3020481B1 (ja) 多チップ半導体パッケージ構造とその製造方法
CN105097747B (zh) 智能卡芯片封装结构及封装方法
CN1992253A (zh) 直接连结式芯片封装用引线框
JP3923379B2 (ja) 半導体装置
JP4424901B2 (ja) 成形されたワイヤレスの露出ドレインパッケージを含む半導体ディバイス
CN211743130U (zh) 一种半导体封装结构
TWI285407B (en) LOC (lead-on-chip) IC package
KR200234101Y1 (ko) 반도체패키지의와이어본딩구조

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20221115

Address after: 201201 room 111, building 1, No. 200, Jichuang Road, Pudong New Area, Shanghai

Patentee after: Changdian Technology Management Co.,Ltd.

Address before: 214431 No. 275 middle Binjiang Road, Jiangsu, Jiangyin

Patentee before: JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY Co.,Ltd.