CN1573806B - Information processing method and information processing apparatus - Google Patents

Information processing method and information processing apparatus Download PDF

Info

Publication number
CN1573806B
CN1573806B CN2004100642654A CN200410064265A CN1573806B CN 1573806 B CN1573806 B CN 1573806B CN 2004100642654 A CN2004100642654 A CN 2004100642654A CN 200410064265 A CN200410064265 A CN 200410064265A CN 1573806 B CN1573806 B CN 1573806B
Authority
CN
China
Prior art keywords
piece
data
district
user
physical block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2004100642654A
Other languages
Chinese (zh)
Other versions
CN1573806A (en
Inventor
日下部进
高田昌幸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of CN1573806A publication Critical patent/CN1573806A/en
Application granted granted Critical
Publication of CN1573806B publication Critical patent/CN1573806B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K17/00—Methods or arrangements for effecting co-operative working between equipments covered by two or more of main groups G06K1/00 - G06K15/00, e.g. automatic card files incorporating conveying and reading operations
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008—Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/08—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers from or to individual record carriers, e.g. punched card, memory card, integrated circuit [IC] card or smart card
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341—Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/357—Cards having a plurality of specified features
    • G06Q20/3576—Multiple memory zones on card
    • G06Q20/35765—Access rights to memory zones
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1441—Resetting or repowering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/17—Embedded application
    • G06F2212/177—Smart card

Abstract

Memory corruption can be suppressed. When data stored in a random access area are read, the read data (physical block) are retrieved by a logic block number and newest data are read by referring to an incremental counter of data having that logic block number. When data are stored in the random access area, the incremental counter and the logic block number of data already stored in the random access area are referred and a physical block set to be unnecessary is set to a writer buffer, and then the data are written to this write buffer.

Description

Signal conditioning package
The application be that June 24, application number in 1997 are 97191139.8 the applying date, denomination of invention divides an application for the application for a patent for invention of " information processing method and signal conditioning package ".
Technical field
The present invention relates to information processing method and signal conditioning package, relate in particular to and receive the instruction of stipulating the user and coming, information processing method and the signal conditioning package of processing this instruction, transmission processing result under non-steady state.
Background technology
People are developing the IC-card (smart card (smartcard)) that is used for electronic-monetary system or security system constantly.
Be provided with the CPU that carries out various processing in this class IC-card and be stored as the storer of processing desired data etc., and make it under the state that contacts with regulation read/write (R/W), carry out the transmitting-receiving of data.
Also have in IC-card a kind of self not charged pool without the cell type IC-card.This provides electric power without the cell type IC-card by R/W.
But, in this class IC-card, be could use under the state that contacts with R/W as prerequisite, when IC-card and unstable and so on the noncontact of R/W Contact were used, the problem of appearance was to be difficult to obtain electric power.
Thereby in non-contact IC card, people also consider a kind of like this method, namely utilize electromagnetic wave to carry out data transmit-receive between IC-card and R/W, provide required electric power with this electromagnetic wave to IC-card simultaneously.But in the method, in the way of the storer in IC-card is located in read-write, when the electromagnetic wave accepting state is bad, can not obtain enough electric power, the problem of appearance be may defectiveness aspect the consistance of data in storer (storer is made mistakes: Meaory Corruption).
And then, FAT (document configuration table) according to MS-DOS (Microsoft-disk operating system), if each data storage cell (being the sector under MS-DOS) storage data, be necessary to form the zone that is used for data management that is in proportion with the data storage area, thereby the problem of storer utilization factor occurs reducing.If data storage cell management storage region in accordance with regulations during less than the data of this unit-sized, can produce untapped memory block when storage, thereby problem that the storer utilization factor is further descended appears.
And, also there is such problem in above-mentioned IC-card, namely because the processing that R/W is carried out is all identical, therefore processes respectively according to a plurality of R/W and have any problem.
The present invention utilizes logic to suppress to occur in storer storer and makes mistakes in view of above-mentioned condition.namely, utilize storage unit, this storage unit comprise the firstth district of storing a plurality of user data and used by the described a plurality of users that are stored in described the firstth district and the Second Region that manages of the physical block unit of size in accordance with regulations, simultaneously to being stored in the data allocations logical block number (LBN) of this physical block, and with these data be stored in storing have these logical block number (LBN) data physical block beyond physical block, to the data allocations that is stored in physical block corresponding to storage order number, when the physical block that has last number is last physical block, these data are stored in initial physical block, when the physical block that has last number is not last physical block, these data are stored in next physical block of the physical block with last tail number.
The present invention due to keep corresponding to each user use initial physical block in the district number and corresponding to last physical block number, therefore can according to be not the user use the district size but with the information of the proportional amount of number of users (corresponding to initial physical block number and corresponding to last physical block number) come management data.
The present invention is in said memory cells, further with regulation district in the regulation Second Region and a plurality of data of each different access power be stored in the firstth district corresponding to a user, the data in regulation district in the regulation Second Region are stored in the firstth district corresponding to a plurality of users, therefore can distinctly process corresponding to a plurality of users (R/W).
Summary of the invention
The information processing method of the present invention's the 1st aspect record is characterized in that, comprises:
Reception is from the step of regulation user instruction;
Utilization contains the step of the storage unit processing instruction of the firstth district and Second Region, 1 above user's of described the first district storage data, and described Second Region is arranged to be not used as the firstth district and is stored in 1 dead zone that above user uses in the firstth district;
The step of transmission processing result.
The signal conditioning package of the present invention's the 3rd aspect record is characterized in that, has:
Reception is from the reception means of regulation user instruction;
The storage means that contain the firstth district and Second Region, an above user's of described the first district storage data, described Second Region is arranged to be not used as the firstth district and is stored in the dead zone that above user uses in the firstth district;
Utilize the processing means of storage means processing instruction;
The transmission means of transmission processing result.
The information processing method of the present invention's the 5th aspect record is characterized in that, comprises:
The processing means are distributed to logical block number (LBN) the step of the data that are stored in physical block;
The new data that the storage means will have a regulation logical block number (LBN) is stored in the step of the physical block beyond the physical block of the data that store this logical block number (LBN).
The signal conditioning package of the present invention's the 9th aspect record is characterized in that, has:
Reception is from the reception means of the instruction of stipulating the user;
The processing means of processing instruction;
The transmission means of transmission processing result;
The storage means that contain the firstth district and Second Region, an above user's of described the first district storage data, described Second Region be stored in the firstth district that an above user uses and in accordance with regulations the physical block unit of size manage;
The processing means are distributed to logical block number (LBN) the data that are stored in physical block;
The new data that the storage means will have the regulation logical block number (LBN) is stored in the physical block physical block in addition that stores these logical block number (LBN) data.
The information processing method of the present invention's the 14th aspect record, it is characterized in that, in Second Region, the data of specified block have identifier, and the identifier that the identifier that the instruction that the processing means provide the user has and data have compares, to not re-treatment of same instructions.
The signal conditioning package of the present invention's the 16th aspect record is characterized in that, has:
Reception is from the reception means of the instruction of stipulating the user;
The processing means of processing instruction;
The transmission means of transmission processing result;
The storage means that contain the firstth district and Second Region, an above user's of described the first district storage data, the above user that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage;
In the Second Region of storage means, the data of specified block have identifier;
The identifier that the identifier that the instruction that the processing means provide the user has and data have compares, to not re-treatment of same instructions.
The information processing method of the present invention's the 18th aspect record is characterized in that, comprises:
The processing means will be corresponding to the step of number distributing to the data that are stored in piece of storage order;
In the user is used the district corresponding to starting block number and number being stored in the storage means in the firstth district corresponding to last piece, deposit new data in starting block when the piece with last number is last piece, new data is deposited in the step of next piece with last piece when the piece with last number is not last piece.
The signal conditioning package of the present invention's the 20th aspect record is characterized in that, has:
Reception is from the reception means of the instruction of stipulating the user;
The processing means of processing instruction;
The transmission means of transmission processing result;
The storage means that contain the firstth district and Second Region, an above user's of described the first district storage data, the above user that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage;
The processing means will be corresponding to the data that are stored in piece of number distributing to of storage order;
The storage means with the user use in the district corresponding to starting block number and corresponding to firstth district that number is stored in of last piece, deposit new data in starting block when the piece with last number is last piece, new data is deposited in next piece with last piece when the piece with last number is not last piece.
The information processing method that the present invention puts down in writing the 22nd aspect is characterized in that, comprises:
Reception is from the step of the instruction of stipulating the user;
Utilization contains the step of the storage unit processing instruction of the firstth district and Second Region, an above user's of described the firstth district storage data, described Second Region be stored in that the above user of of the firstth district uses and in accordance with regulations the piece of size manage, in the regulation Second Region regulation district and a user is stipulated that a plurality of data of each different access power are stored in the firstth district;
The step of transmission processing result.
The signal conditioning package of the present invention's the 23rd aspect record is characterized in that, has:
Reception is from the instruction means of the instruction of stipulating the user;
The processing means of processing instruction;
The transmission means of transmission processing result;
The storage means that contain the firstth district and Second Region, an above user's of described the first district storage data, described Second Region be stored in the firstth district that an above user uses and in accordance with regulations the block unit of size manage;
The storage means stipulate that with regulation district in the regulation Second Region and to a user a plurality of data of each different access power are stored in the firstth district.
The information processing method of the present invention's the 24th aspect record is characterized in that, comprises:
Reception is from the step of the instruction of stipulating the user;
Utilization contains the step of the storage unit processing instruction of the firstth district and Second Region, a plurality of users' of described the firstth district storage data, a plurality of users that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage, in the firstth district, a plurality of users use the data in regulation in Second Region district to be stored in the firstth district jointly;
The step of transmission processing result.
The information-processing circuit of the present invention's the 25th aspect record is characterized in that, has:
Reception is from the reception means of the instruction of stipulating the user;
The processing means of processing instruction;
The transmission means of transmission processing result;
The storage means that contain the firstth district and Second Region, described first a plurality of users' of district storage data, a plurality of users that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage;
The storage means use the data in regulation in Second Region district to be stored in the firstth district a plurality of users jointly.
The information processing method of the present invention's the 26th aspect record is characterized in that, comprises:
Reception is from the step of the instruction of stipulating the user;
Utilization contains the step of the storage unit processing instruction of the firstth district and Second Region, a plurality of users' of described the firstth district storage data, a plurality of users that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage, in the regulation Second Region regulation district and a plurality of users are stipulated that a plurality of data of each different access power are stored in the firstth district;
The step of transmission processing result.
The signal conditioning package of the present invention's the 27th aspect record is characterized in that, has:
Reception is from the reception means of the instruction of stipulating the user;
The processing means of processing instruction;
The transmission means of transmission processing result;
The storage means that contain the firstth district and Second Region, a plurality of users' of described the firstth district storage data, a plurality of users that described Second Region is stored in the firstth district use and will manage by the block unit of rule size;
The storage means stipulate that with regulation district in the regulation Second Region and to a plurality of users a plurality of data of each different access power are stored in the firstth district.
In the information processing method of putting down in writing aspect the present invention the 1st, utilization contains the storage unit processing instruction of the firstth district and Second Region, an above user's of described the first district storage data, described Second Region are set to be not used as the firstth district and are stored in the dead zone that above user uses in the firstth district.
In the signal conditioning package of the present invention's the 3rd aspect record, the utilization of processing means contains the storage means processing instruction of the firstth district and Second Region, an above user's of described the first district storage data, described Second Region are arranged to be not used as the firstth district and are stored in the dead zone that above user uses in the firstth district.
In the information processing method of the present invention's the 5th aspect record, the processing means are distributed to logical block number (LBN) the data that are stored in physical block, and the new data that the storage means will have a regulation logical block number (LBN) is stored in the outer physical block of physical block of the data that store this logical block number (LBN).
In the signal conditioning package of the present invention's the 9th aspect record, the processing means are distributed to logical block number (LBN) the data that are stored in physical block, and the new data that the storage means will have the regulation logical block number (LBN) is stored in the outer physical block of physical block that stores these logical block number (LBN) data.
In the information processing method of the present invention's the 14th aspect record, in the specified block of Second Region, data have identifier, and the identifier that the identifier that the instruction that the processing means provide the user has and data have compares, to not re-treatment of same instructions.
In the signal conditioning package of the present invention's the 16th aspect record, in the specified block of the Second Region of storage means, data have identifier, the identifier that the identifier that the instruction that the processing means provide the user has and data have compares, to not re-treatment of same instructions.
In the information processing method of the present invention's the 18th aspect record, the processing means will be corresponding to the data that are stored in piece of number distributing to of storage order, the storage means are stored in starting block with new data when the piece with last number is last piece, new data is stored in next piece with last piece when the piece with last number is not last piece.
In the signal conditioning package of the present invention's the 20th aspect record, the processing means will be corresponding to the data that are stored in piece of number distributing to of storage order, the storage means with the user use in the district corresponding to starting block number and corresponding to firstth district that number is stored in of last piece, when the piece with last number is last piece, new data is stored in starting block, new data is stored in next piece with last piece when the piece with last number is not last piece.
The information processing method of the present invention's the 22nd aspect record, utilization contains the storage unit processing instruction of the firstth district and Second Region, an above user's of described the firstth district storage data, described Second Region be stored in that the above user of of the firstth district uses and in accordance with regulations the block unit of size manage, in the regulation Second Region regulation district and a user is stipulated that a plurality of data of each different access power are stored in the firstth district.
In the signal conditioning package of the present invention's the 23rd aspect record, the storage means with regulation in the regulation Second Region district and a user is stipulated that the data of each different access power are stored in the firstth district.
In the information processing method of the present invention's the 24th aspect record, utilization contains the storage unit processing instruction of the firstth district and Second Region, a plurality of users' of described the firstth district storage data, a plurality of users that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage, during a plurality of users use Second Region jointly in the firstth district, the data in regulation district are stored in the firstth district.
In the information-processing circuit of the present invention's the 25th aspect record, the storage means use the data in regulation in Second Region district to be stored in the firstth district a plurality of users jointly.
In the information processing method of the present invention's the 26th aspect record, utilization contains the storage unit processing instruction of the firstth district and Second Region, a plurality of users' of described the firstth district storage data, a plurality of users that described Second Region is stored in the firstth district use and in accordance with regulations the block unit of size manage, in the regulation Second Region regulation district and a plurality of users are stipulated that a plurality of data of each different access power are stored in the firstth district.
The signal conditioning package of the present invention's the 27th aspect record, the storage means with regulation in the regulation Second Region district and a plurality of users are stipulated that the data of each different access power are stored in the firstth district.
Description of drawings
Fig. 1 is the block scheme of non-contact card system one example of the use IC-card 2 of expression signal conditioning package one embodiment of the present invention;
Fig. 2 is the block scheme of read/write 1 structure example in Fig. 1;
Fig. 3 is the block scheme of IC-card 2 structures of expression signal conditioning package one embodiment of the present invention;
Fig. 4 is an illustration figure of the allocate memory of EEPROM66 in presentation graphs 3;
Fig. 5 is each illustration figure who distinguishes of system identifier piece in the expression distribution diagram;
Fig. 6 is an illustration figure of template(-let) in presentation graphs 5;
Fig. 7 is the illustration figure that in presentation graphs 3, each district of area definition piece distributes;
Fig. 8 is an illustration figure of user's piece in expression distribution diagram 3;
Fig. 9 is an illustration figure of fund piece license in presentation graphs 7;
Figure 10 is each illustration figure who distinguishes of user's piece in expression distribution diagram 3;
Figure 11 is an illustration figure of the template(-let) of user's piece in random access district in presentation graphs 8;
Figure 12 is an illustration figure in each district of expression distribution of fund piece;
Figure 13 is the illustration figure of template(-let) of user's piece in access (access) district according to the order of sequence in presentation graphs 8;
Figure 14 is the process flow diagram of non-contact card system running in key diagram 1;
Figure 15 is the sequential chart of non-contact card system running in key diagram 1;
Figure 16 is an illustration figure of expression BPSK modulation;
Figure 17 is the process flow diagram that user's piece in random access in key diagram 8 (access) district is write the running of fashionable IC-card 2;
Figure 18 is the process flow diagram that user's piece in random access in key diagram 8 (access) district is write the running of fashionable IC-card 2;
Figure 19 is the process flow diagram that user's piece in random access in key diagram 8 (access) district is write the running of fashionable IC-card 2;
Figure 20 be in key diagram 8 according to the order of sequence user's piece in access (access) district write the process flow diagram of the running of fashionable IC-card 2;
Figure 21 be in key diagram 8 according to the order of sequence user's piece in access (access) district write the process flow diagram of the running of fashionable IC-card 2;
Embodiment
Fig. 1 represents to use an example of the non-contact card system of R/W1 and IC-card 2.R/W1 and IC-card 2 utilize electromagnetic wave, and the transmitting-receiving of data is carried out in noncontact.
In case the instruction of R/W1 regulation sends to IC-card 2, IC-card 2 just receives this instruction, carries out the processing corresponding to this instruction.
As the IC-card 2 of signal conditioning package one embodiment of the present invention, in case R/W1 sends the data to IC-card 2, just receive this instruction, process received instruction, and will send to R/W1 corresponding to the reply data of this result.
R/W1 connects controller 3 through regulation interface (as RS-485A), and controller 3 provides the control signal of regulation, processes by this control signal.
Fig. 2 represents the structure of R/W1.
In IC21, be connected to through bus: carry out DPU (the Data Processing Unit: data processing unit) 31 that data are processed, to the data that send to IC-card 2 and SPU (the Signal Processing Unit: signal processing unit) 32 that processes from the data that IC-card receives, the SCC that communicates by letter with controller 3 (SerialCommunication Controller: serial communication controller) 33, and process the storage unit 34 that the ram cell 42 of data in the ROM cell 41 of information needed and temporary processing consists of by pre-stored for data.
This bus also is connected to flash (flash) storer 22 of store predetermined data.
DPU31 will send to the instruction of IC-card 2 to export to SPU32, and the reply data that receives from IC2 is simultaneously collected by SPU32.
SPU32, the processing that the instruction that sends to IC-card 2 is stipulated (BPSK as described below (two-phase offset keying: Bi Phase Shift keying) modulation), export to modulation circuit 23, collect from demodulator circuit 25 reply data that IC-card 2 is sent here simultaneously, and the processing that these data are stipulated.
The assigned frequency that the data that modulation circuit 23 use SPU32 provide provide oscillator 26 (for example, 13.56MHz) carrier wave carry out ASK (amplitude shift keying: Amplitude Shife Keying) modulation, the modulating wave that produces is exported to IC-card 2 through antenna 27 as electromagnetic wave.At this moment, modulation circuit 23 is to carry out the ASK modulation less than 1 degree of modulation, and, when data were low level, the peak swing of modulating wave can not be zero yet yet.
24 pairs of modulating waves that receive through antenna 27 of demodulator circuit (ASK modulating wave) carry out demodulation, and the data after demodulation are exported to SPU32.
Fig. 3 represents the structure example of the IC-card 2 of one embodiment of the invention.In this IC-card 2, IC51 receives through antenna 53 modulating wave that R/W1 sends.Capacitor 52 consists of lc circuit together with antenna 53, and is tuning with the electromagnetic wave of assigned frequency (carrier frequency).
In IC51, RF interface unit 61 (reception means, the transmission means) carry out detection and demodulation by 81 pairs of modulating waves that receive through antenna 53 of ASK demodulating unit (ASK modulating wave), data after demodulation are exported to BPSK demodulator circuit 62 and PLL (phaselocked loop: Phase Locked Loop) unit 63, and carry out voltage stabilizing by the signal after 82 pairs of ASK demodulating unit 81 detections of Voltagre regulator, supply with each circuit as direct current power.
RF interface unit 61 produces signal with data clock frequency same frequency by oscillatory circuit 83, and this signal is exported to PLL unit 63.
and, the data that the ASK modulating unit 81 of RF interface unit 61 provides according to arithmetic element 64 (processing means), change as the load of the antenna 53 of IC-card 2 power supplys (for example, make the on-off element conduction and cut-off of regulation according to data, when on-off element is conducting state, the load of regulation is connected in parallel in antenna 53), thereby to the modulating wave that receives through antenna 53 (when sending data from IC-card 2, the peak swing of modulating wave remains unchanged) carry out ASK modulation, this modulation product sends to R/W1 (terminal voltage of the antenna 27 of R/W1 is changed) through antenna 53.
The data that PLL unit 63 is supplied with from ASK demodulation section 81 generate the clock signal of synchronizeing with these data, and this clock signal is exported to BPSK demodulator circuit 62 and BPSK modulation circuit 68.
Data after 81 demodulation of ASK demodulating unit will be carried out BPSK and be separated timing, and BPSK demodulator circuit 62 carries out demodulation according to the clock signal of PLL unit 63 supplies to these data, and the data after demodulation are exported to arithmetic element 64.
When the data encryption that BPSK demodulator circuit 62 is provided, by after 92 pairs of these data decodes of encryption/decoding unit, by sequencer (sequencer) 91, these data are processed as instruction in arithmetic element 64.When data were not encrypted, the data that BPSK demodulator circuit 62 is supplied with were directly supplied with sequencer 91 without encryption/decoding unit 92.
Sequencer 91 is processed corresponding to the instruction of supplying with.For example, the data that this moment, 91 pairs of sequencers were stored in EEPROM66 (storage means) are processed.
The parity arithmetic unit 93 of arithmetic element 64 is from the data that are stored in EEPROM66 or calculate from the data that are stored in EEPROM66 and read solomon code (read solomon code) as parity checking.
After sequencer 91 has carried out the processing of regulation, arithmetic element 64 will be exported to BPSK modulation circuit 68 corresponding to the reply data (sending to the data of R/W1) of this processing again.
The data that 68 pairs of arithmetic elements 64 of BPSK modulation circuit provide are carried out BPSK modulation (hereinafter describing), and the data after modulation are exported to the ASK modulating unit 84 of RF interface unit 61.
When sequencer 91 is processed, data etc. in the temporary transient stores processor of RAM67.
EEPROM (erasable except and programming ROM) the 66th, nonvolatile memory at the sign off of IC-card 2 and R/W1 and after stopping electric power supply, continues storing data.
Fig. 4 represents the example that the storer of EEPROM66 distributes.
EEPROM66 has the physical block of 256 40 bytes.Each physical block is by the data cell (D00 to D1f) of 32 bytes, and the template(-let) (AT1, AT2) of 2 bytes, and the parity elements (P0 to P5) of 6 bytes add up to 40 bytes to consist of.
The physical block number ffH of EEPROM66 (H represents 16 systems) distributes to the system identifier piece.The system identifier piece is being stored the data secret relevant with IC-card 2.
Then, from physical block number fdH to 00H, physical block is distributed to public domain definition block (the firstth district) and supplier's area definition piece (the firstth district) successively.
During IC-card 2 distribution, utilize device specifies (issuing machine) to be registered with at EEPROM66 the unit of these IC-card 2 system for use in carrying (supplier) is provided.Issuing machine uses supplier's area definition piece that the supplier is registered according to physical block of the first supplier successively from physical block number fdH to 00H.
Public domain definition block and supplier's area definition piece store the information such as position, memory block that the supplier uses.
Do not distribute to as the physical block of system identifier piece and supplier's area definition piece user's piece (User Block) that the person of being supplied uses.
Fig. 5 represents the system identifier piece is distributed an example of each data.
Manufacturing ID (IDm) when the D00 to D0f of data cell is storing the EEPROM66 manufacturing.District D00 to D03, district D04 to D07, district D08 to D0b, and distinguish O0c to D0f, and storing respectively the IC code of EEPROM66, make the code of the maker (manufacturing equipment) of EEPROM66, the manufacturing day of EEPROM66, and the manufacturing sequence number of EEPROM66.
Utilize the information of this IDm to carry out all identification to IC-card 2 (EEPROM66).Make and establish on January 1st, 2000 day for 0000H, be expressed as since the number of days on January 1st, 20000.Making day be nineteen ninety when processed, utilizes 2 complement, and manufacturing day is expressed as since the negative number of days on January 1st, 2000.
The D10 to D1f of data cell is storing the distribution ID (IDi) when issuing this ID card 2.Distinguish D10 to D13, district D14 to D17, district D18 to D1b, and district D1c to 1f are storing respectively the classification/packet number that represents the affiliated classification of IC-card 2 and grouping, issue the code of the issuing machine of this IC-card 2, the date of distribution IC-card 2, and the term of validity of IC-card 2.
Fig. 6 represents the template(-let) of system identifier piece.Template(-let) is being stored the supplier's number that is being registered.When a supplier of registration, issuing machine uses a physical block, upgrades the value of this template(-let) this moment.
During manufacturing, the value of template(-let) is set as zero, and after this, when the supplier was registered in IC-card 2, issuing machine was counted the Update attribute unit by the supplier who is registered.
The parity elements of system identifier piece is being stored parity arithmetic unit 93 and is being read solomon code (RS code) according to each bit value computing in data cell and template(-let).Therefore, when data cell or template(-let) renewal, just recomputate the value of parity elements.
Fig. 7 represents an example of public domain definition block and supplier's area definition piece.These pieces are write by issuing machine when distribution IC-card 2 in advance.
The public domain definition block is arranged on physical block number feH in EEPROM66, is storing the setting of the memory block (public domain, Second Region) of all suppliers' uses.
Supplier's area definition piece is configured towards 00H from the physical block number fdH of EEPROM66, is storing supplier's information according to physical block of each supplier.
As shown in Figure 7, district D00, the D01 of the data cell D00 to D1f of area definition piece (public domain definition block and supplier's area definition piece) are storing the supplier's code that represents supplier's kind.During the public domain definition block, the value of district D00, D01 is made as 0000H, and during supplier's area definition piece, the value of district D00, D01 is made as arbitrary value of 0001H to FFFH.
The district D02 to D05 of the data cell of area definition piece is storing allocation table (Allocation Table), (supplier district, the memory block that this table is used by this supplier, Second Region) initial physical block number BN0 (district D02, D03) and next the physical block number BN1 (district D04, D05) (BN1〉BN0) that finishes physical block number consist of.As shown in Figure 8, the supplier district is set in assigned position in EEPROM66 except system block (system identifier piece, area definition piece).
So, owing to specifying supplier district with BN0 and BN1, therefore do not take the district of supplier (user) use, can according to the information management data of the proportional amount of supplier's number, can improve the utilization factor of storer.
In the area definition piece, the district D06 to D09 of data cell is storing division table (Partition Table), and this table is counted B by the piece in random access district (description) in the memory block of supplier's use RAThe piece of the read/write piece in (district D06, D07) and random access district is counted B RW(district D08, D09) consists of.At this moment, the piece in random access district is counted B RABe set as the value that satisfies following formula,
B RA=0 or
2×n≤B RA≤B N1-B N0
(n is the number of compose buffer (description)),
The piece of read/write piece is counted B RWAt B RABe set as B in=0 situation RW=0, at B RABe set as the value that satisfies following formula in ≠ 0 situation,
n≤B RW≤B RA-n。
District D0a, the D0b of the data cell of area definition piece storing several n of the compose buffer in random access district.N compose buffer is used during to (00+n (16 systems represent)) H at the logical block number (LBN) 00H that n data is deposited in the random access district.In the random access district, when data are stored in the physical block with other logical block number (LBN), only with a compose buffer.
As mentioned above, according to shown in Figure 8, according to the area definition piece, physical block number BN0 distributes to the supplier of supplier's code appointment to district's (supplier district or public domain) of (BN1-1), and then should the middle B in district's (supplier district or public domain) RAIndividual physical block is distributed to the random access district, and remaining physical block is distributed to sequential access district (description).
And then as shown in Figure 8, the random access district distributes to B in logic RWIndividual read/write piece, read-only, and n compose buffer.Physical block beyond read/write piece and compose buffer is distributed to read-only.
District D0c, the D0d of the data cell of area definition piece storing the license of fund (purse) piece, and this fund piece license has the information of the access right of fund piece (Purse Block) in the memory block (random access district) that this supplier is used.
Fig. 9 represents an example of fund piece license.
Fund piece license (16 bits, b0 to bf) expression is to the reading of fund piece, addition command, and the license of subtraction order or disapprove.
In the memory block (public domain) of setting with the public domain definition block, whether the license of the fund piece of public domain definition block will use the fund piece to be stored in district's (bit) bb.That is, during bb=0, do not use the fund piece.Use the fund piece during bb=1.Other district (bit) during yet the fund piece that does not use specially the public domain definition block is permitted.During bb=1, logical block number (LBN) is that the read/write piece of 00H is used as the fund piece.
Then, in the fund piece license of supplier's area definition piece, will whether use the fund piece to be stored in district b3 in the memory block of being set by this supplier's area definition piece.That is, during b3=0, do not use the fund piece.Use the fund piece during b3=1.During b3=1, logical block number (LBN) is that the read/write piece of 00H is used as the fund piece.
Whether this fund piece is carried out add instruction in district b2 storage, whether this fund piece is carried out subtraction instruction in district b1 storage, whether this fund piece is carried out sense order in district b0 storage, when bi=1 (i=0,1,2), this instruction is licensed, and during bi=0, this order disapproves.District bb is storing whether use the fund piece in the memory block that the public domain definition block is set.District bb is also storing the value identical with the bb of fund piece license in the public domain definition block.
Whether this fund piece is carried out add instruction in district ba storage, whether this fund piece is carried out subtraction instruction in district b9 storage, whether this fund piece is carried out in district b8 storage and read, when bi=1 (i=8,9, a), this instruction allows, and works as bi=0, and this instruction does not allow.
Distinguish the pattern (version) number that D0e, D0f are storing privacy key (security key) (public key and supplier's key) in the data cell of area definition piece, this privacy key is used for supplier's (R/W1) authentication and encryption and decoding, and district D10 to D1f is storing this privacy key.
During the R/W1 inquiry, the mode number of these two kinds of keys of IC-card 2 loopbacks (public key and supplier's key).Therefore, can use respectively the privacy key of a plurality of patterns in the verification process of 2 of R/W1 and IC-cards.
Template(-let) AT1, the AT2 of area definition piece are set as preparation, do not store customizing messages.The parity elements of area definition piece is being stored the parity checking (RS code) by the value institute computing of all bits of data cell and template(-let).
So, the area definition piece that issuing machine is set is being stored supplier's code, and allocation table is divided table, the license of fund piece, privacy key pattern, and privacy key.
Figure 10 represents an example of user's piece.In storage space, the physical block beyond system identifier piece, public domain definition block, supplier's area definition piece is used for the supplier as user's piece.
As shown in Figure 4, when storage space is made of 256 pieces, if be registered with 8 suppliers, except the system identifier piece, public domain definition block and 8 supplier's area definition pieces amount to 10 (=1+1+8) outside individual system block, 246 (=256-10) individual piece is as user's piece.If register 40 suppliers, system block add up to 42 (=1+1+40) individual, (=256-42) the individual user's piece that can guarantee 214.
User's piece is given each supplier according to the allocation table allocation of area definition piece.The supplier uses pre-assigned user's piece with reference to allocation table, and can not access the zone outside allocation table institute range of distribution (supplier district or public domain).
User's piece that allocation table distributes district's (supplier district or public domain) is divided into random access district and sequential access district according to above-mentioned division table.
User's piece in random access district is as read/write piece, read-only, and any of compose buffer, and as mentioned above, the number of these pieces is set according to the number of division table and compose buffer.
The data cell D00 to D1f of the user's piece that as above distributes uses according to the supplier's who distributes this user's piece processing.
The template(-let) of user's piece in random access district as shown in figure 11, is being stored increment count word (bit bf, be) and logical block number (LBN) (bit bd to b0).
Logical block number (LBN) and increment count word are used for user's piece in access random access district.
During the data of storing, with the data (physical block) that the logical block number (LBN) retrieval is read, with reference to the increment count word with these logical block number (LBN) data, read latest data in reading the random access district.
On the contrary, when depositing data in the random access district, logical block number (LBN) and increment count word with reference to the data that have been stored in the random access district as after compose buffer, write this compose buffer with data with unwanted physical block (description).
In the situation that the license of the fund piece of above-mentioned area definition piece is set as use fund piece, logical block number (LBN) is that the read/write piece of 00H is used as the fund piece.
Under data are carried out frequently the addition, subtraction operation situation, when not wishing to read the value of having stored (because can increase the possibility of leakage information), or access (access) power of data is carried out carefully setting when waiting application fund piece.
Figure 12 represents an example of fund piece.The district D00 to D07 of the data cell D00 to D1f of fund piece is as the fund data cell.The district D08 to D0f of the data cell D00 to D1f of fund piece is storing execution ID (Execution ID).The district D10 to D1f of the data cell of fund piece is set as and reads special use as user data cell.
The fund data cell is being stored specified data.The execution ID that consults and carries out during to the addition command of fund piece or subtraction order compares with the execution ID that is included in this addition command or subtraction order.
On the other hand, as shown in figure 13, the template(-let) of user's piece in sequential access district is being stored around (wraparound) number (bit bf to b0).In the sequential access district, from the district initial physical block sequentially (according to the order of sequence) storing data, when the storage data until the district last physical block the time, again from the district initial physical block store successively data (written name, address etc.).Around number storing that it takes turns number.
Therefore, around the access (access) that number is used for user's piece in sequential access district, simultaneously, when data are stored in the sequential access district, successively with reference to around number.Then, data be stored in have at last around number next physical block of physical block.At this moment, store data physical block around number being set as at last around number adding 1 number.
For example, write fashionable writing in the way last time and broke down, when have at last around number physical block when producing parity error (physical storage is made mistakes (corruption)), new data is stored in this physical block.Have at last around number physical block when being the last physical block in sequential access district, new data is stored in the initial physical block in sequential access district.
As mentioned above, EEPROM66 is applicable to each supplier.
Below, with reference to the process flow diagram of Figure 14 and the sequential chart of Figure 15, the work of IC-card 2 and R/W1 is described.
At initial step S1, the R/W1 corresponding with the supplier who is registered in IC-card 2 monitors the load condition of antenna 27 from the electromagnetic wave of antenna 27 emission regulations, until IC-card 2 changes near detecting load condition, is in holding state.At step S1, the electromagnetic wave of R/W1 short mode data emission ASK modulation is in accordance with regulations inquired about IC-card 2, repeatedly until till certain hour obtains replying of IC-card 2.
R/W1 step S1 detect IC-card 2 near the time (in Figure 15 t0) constantly, enter step S2, the SPU32 of R/W1 with shown in Figure 16 (a) regulation frequency (for example, 2 overtones bands of data clock frequency) square wave is as carrier wave, with the data that send to IC-card 2 (with carrying out the corresponding order of processing in IC-card 2) (for example, data shown in Figure 16 (b)) carry out the BPSK modulation, the modulating wave (BPSK modulation signal) (Figure 16 (c)) that generates is exported to modulation circuit 23.
When BPSK modulates, utilize differential conversion, as shown in Figure 16 (c), when to go out present worth be 0 data, getting the signal identical with the BPSK modulation signal (" 1 ", " 0 " or " 0 ", " 1 ") of adjacent front is the BPSK modulation signal, when to go out present worth be 1 data, getting with the signal of the single spin-echo of the BPSK modulation signal of adjacent front (" 1 " anti-phase is " 0 ", and " 0 " is anti-phase be " 1 ") was the BPSK modulation signal.
Utilize above-mentioned differential conversion, the phase place variation maintenance data with modulating wave when the BPSK modulation signal is anti-phase, also can be demodulated into original data, separate timing, need not to consider the polarity of modulating wave.
Then, modulation circuit 23, with this BPSK modulation signal, the regulation carrier wave is carried out degree of modulation (peak swing of the peak swing/carrier wave of=data-signal) ASK modulation of (for example 0.1) less than 1, the modulating wave that generates (ASK modulating wave) sends to IC-card 2 (in Figure 15 t0 to constantly between t1) constantly by antenna 27.
When not sending, the high level in 2 level of modulation circuit 23 use digital signal (high level and low level) generates modulating wave.
At step S3, IC-card 2 is through antenna 53 and capacitor 52, and the electromagnetic part that the antenna 27 of R/W1 is launched is transformed to electric signal, and this electric signal (modulating wave) is exported to the RF interface 61 of IC51.Then in RF interface 61,81 pairs of these modulating waves of ASK demodulating unit carry out rectification and filtering (namely, the envelope detection), the signal that generates adds to voltage stabilizer 82, filtering simultaneously generates DC component in signal, extract digital signal, this digital signal is exported to BPSK demodulator circuit 62 and PLL unit 63.
The signal that 82 pairs of ASK demodulating units 81 of voltage stabilizer provide carries out voltage stabilizing, generates direct current power and supplies with each circuit.
At this moment, the terminal voltage V0 of antenna 53 is as follows,
V0＝V10(1+K×Vs(t))cos(ωt)
Here, V10 represents the amplitude of carrier component.
In voltage V1 after the rectification of ASK demodulating unit 81, low level value VLR is as follows,
VLR?V10(1+K×(-1))-Vf
Here, Vf represents voltage drop in the diode D of rectification circuit, and Vf is generally in the 0.7V left and right.
Then, voltage stabilizer 82 pairs of 81 rectifications of ASK demodulating unit, filtered signals carry out voltage stabilizing, as each circuit of direct-current power supply arithmetic element 64 beginnings.Due to the degree of modulation K of modulating wave less than 1, therefore the variation in voltage after rectification (high level and low level poor) is little.Therefore, voltage stabilizer 82 is easy to produce direct supply (electric power).
For example, to be that 5% modulating wave is received make V10 when 3V is above to degree of modulation K, the low level voltage V after rectification LRLie prostrate greater than 2.15 (=3 * (1-0.05)-0.7), voltage stabilizer 82 is as power supply, enough voltage can be supplied with each circuit, simultaneously, amplitude 2 * the K of the AC compounent of voltage V1 (data component) after rectification * V10 (peak-to-peak value) is more than 0.3 (=2 * 0.05 * 3) volt, and ASK demodulating unit 81 carries out data demodulates with sufficiently high S/N ratio.
So, due to the ASK modulating wave that utilizes degree of modulation K less than 1, therefore can communicate with low error rate (S/N is than high state), simultaneously, enough DC voltage can be supplied with IC-card 2 as power supply.
Then, the clock signal that BPSK demodulator circuit 62 provides according to PLL unit 63 is carried out demodulation to the data-signal (BPSK modulation signal) of ASK demodulating unit 81, and the data after demodulation are exported to arithmetic element 64.
At step S4, arithmetic element 64 is when the data encryption that BPSK demodulator circuit 62 is supplied with, after 92 decodings of encryption/demodulating unit, these data (instruction) are supplied with sequencer (sequencer) 91, (in Figure 15, moment t1 is to the time of moment t2) is processed in this instruction.During this period, be from IC-card 2 and receive time till answer, it is 1 data that R/W1 is in the standby sending value always.Therefore, during this period in, IC-card 2 is receiving the constant modulating wave of peak swing.
At step S5, the sequencer 91 of arithmetic element 64 is exported to BPSK modulation circuit 68 with the data such as result (sending to the data of R/W1).BPSK modulation circuit 68 is the same with the SPU32 of R/W1, and these data are carried out exporting to ASK modulating unit 84 in RF interface unit 61 after the BPSK modulation.
Then, ASK modulating unit 84 utilizes on-off element, change the load that is connected to antenna 53 two ends according to data, so, according to the data that will send to the modulating wave that receives (when IC-card 2 sends, the peak swing of modulating wave remains unchanged) carry out the ASK modulation, the corresponding terminal voltage of R/W1 antenna 27 that makes changes therewith, thereby these data are sent to R/W1 (time of moment t2 to t3 in Figure 15).
At step S6, in R/W1, modulation circuit 23, even when receiving the data of IC-card 2, still continue the data that sending value is 1 (high level).Then, demodulator circuit 25 according to the terminal voltage subtle change (for example tens microvolts) of the antenna 27 of IC-card 2 antenna 27 electromagnetic coupled, detect the data that IC-card 2 sends.
Demodulator circuit 25 carries out demodulation after high-gain amplifier amplifies institute's detection signal (ASK modulating wave), the numerical data that generates is exported to SPU32.
At step S7, in R/W1, SPU32 after to these data (BPSK modulation signal) demodulation, exports to DPU31, and DPU31 processes these data (in Figure 15 the time of t3 to t4) constantly.
At step S8, in R/W1, DPU31 judges according to result: whether finish communication.When being judged to be when again communicating by letter, get back to step S2, carry out the communication (in Figure 15 t4 to t8) constantly of next data (instruction) at step S2 to S7.On the contrary, finish communication when being judged to be, R/W1 just finishes and the communicating by letter of IC-card 2.
As mentioned above, R/W1 utilizes the ASK modulation less than 1 degree of modulation, sends the instruction of regulation to IC-card 2, and IC-card 2 receives these instructions, processes by this instruction, and will send back to R/W1 according to the data of this result.
Below, in processing with reference to IC-card in the flowchart text above-mentioned steps S4 of Figure 17 to Figure 21 2, EEPRPM66 is write the action of data.
First referring to process flow diagram in Figure 17 to Figure 19, action from data to the random access district of EEPROM66 that write is described.
At step S21, whether the physical block that data are write in sequencer 91 judgements is read-write piece (not containing the fund piece), if be judged as YES the read/write piece, enters step S22.
Sequencer 91 judges whether to use the fund piece with reference to fund piece license in the supplier's area definition piece with R/W1 supplier's code, does not use the fund piece to enter step S23 (Figure 18).
On the contrary, when step S22 was judged as use fund piece, whether sequencer 91 was 00H at the logical block of step S24 judgement storage (writing) data, judges namely whether the read/write piece of data writing is overlapping with the fund piece, was judged as and entered step S23 when not overlapping.
If be judged as above-mentioned both when overlapping, sequencer 91 is after step S25 carries out error handling processing, with regard to end process.
When step S21 is judged as the physical block of writing data and is not the read/write piece, enter step S26, whether the physical block that data are write in sequencer 91 judgements is the fund piece, if be judged as YES the fund piece, enters step S27.
Be not the fund piece if be judged as, sequencer 91 is after step S28 carries out error handling processing, with regard to end process.
At step S27, sequencer 91 is searched fund piece (logical block number (LBN) is the physical block of 00H) in the random access district, when finding the fund piece, enter step S29.
When step S27 does not find the fund piece, write owing to can not the fund piece being carried out, therefore at step S30, sequencer 91 carries out after error handling processing with regard to end process.
Below, at step S29, whether sequencer 91 judgements are addition command for the instruction (command) of this fund piece, enter step S31 when being judged as addition command, with reference to fund piece license in supplier's area definition piece, judge whether to allow addition command.
Then, at step S31, sequencer 91 is judged as in the time of can carrying out addition command to the fund piece, enters step S23.
On the contrary, at step S31, be judged as when not allowing the fund piece is carried out addition command, sequencer 91 is not carried out addition command, end process after step S32 carries out error handling processing.
When step S29 is judged as order to the fund piece and is not addition command, enter step S33, whether the sequencer judgement is the subtraction order to the order of this fund piece, enters step S34 when being judged as the subtraction order.
Then, at step S34, sequencer 91 judges with reference to fund piece license in supplier's area definition piece whether the subtraction order permits, enters step S23 when the subtraction order of fund piece is permitted when being judged as.
On the contrary, be judged as can not carry out the subtraction order to the fund piece time at step S34, sequencer 91 is not carried out the subtraction order, end process after step S35 carries out error handling processing.
When step S33 is judged as order to the fund piece and is not the subtraction order, sequencer 91 after step S36 carries out error handling processing with regard to end process.
Below, step S23 in Figure 18, physical block in sequencer 91 retrieval random access district is searched the physical block that has with the logical block number (LBN) same logical block number of data writing.
Then, at step S37, whether sequencer 91 judgements are 2 at the number of the physical block that step S23 finds, and enter step S38 when being 2, read the value (certain value in 00,01,10,11) of increment count word in these 2 physical blocks, compare.
Then, the physical block that increment count word value is large is as the physical block (new physical block) of storage new data, and the physical block that increment count word value is little is as the physical block (original physical block) of storage legacy data.
But, when the value of 2 increment count words is 00 and 11, with increment count word value be 00 physical block as new physical block, and be that 11 physical block is as original physical block with increment count word value.
At step S39, sequencer 91 deposits the number (physical block number) of new physical block in 2 physical blocks in RAM67 as variable Y, deposits original physical block number in RAM67 as variable W (as the physical block number of write-in block).
Like this, sequencer 91 enters step S49 after having deposited variable Y and W.
On the contrary, at step S37, when being judged as the physical block number that finds in step 23 and not being 2, enter step S40, whether the physical block number that finds in sequencer 91 determining step S23 is 1.If one, enter S41.
At step S40, when the physical block number that sequencer 91 judgements are found at step S23 is not one, end process after step S42 carries out error handling processing.
Below, at step S41, sequencer enters step S43 after No. 91 depositing as variable Y the physical block () that finds in RAM67.
At step S43, physical block in sequencer 91 retrieval random access district is searched 2 physical blocks with the same logical block number (LBN) of regulation.
Retrieval is during physical block, and 00H retrieves successively from logical block number (LBN), if the logical block number (LBN) of getting the data that frequently write processing is to shorten retrieval time for less number.
At step S44, whether sequencer 91 judgement finds 2 physical blocks into same logical block number (LBN) at step S43, if find and enter step S45, with reference to the increment count word in 2 physical blocks that finds, after depositing original physical block number in 2 physical blocks in RAM67 as variable W, enter step S49 (Figure 19).
On the contrary, at step S44, if judgement is not found 2 physical blocks at step S43, enter step S46, sequencer 91 calculates the parity checking of each physical block in the random access district successively, enters comparison with value in the parity elements that is stored in each physical block, searches the physical block that parity checking makes mistakes.
Then, judge whether the physical block that parity checking makes mistakes, if judgement has, enter step S47, sequencer 91 enters step S49 after depositing this physical block number in RAM67 as variable W.
At step S46, be judged as when there is no physical block that parity checking makes mistakes, sequencer 91 is end process after step 48 is carried out error handling processing.
In the step S49 of Figure 19, whether the physical block that data are write in sequencer 91 judgement fund piece (logical block number (LBN) is the physical block of 00H), if judge be, enter step S50, whether the execution ID of the order that judgement is carried out the fund piece is identical with the execution ID of the physical block of storing number as variable Y at step S39 or S41, if be judged as identically, be judged to be this order and processing, and end process.
Like this, carry out ID owing to utilizing, have in same instructions (order) situation therefore rewrite at R/W1, when this ordered in processing, IC-card 2 can not carry out the processing of this order, processes so same instructions can not be carried out 2 times.
At step S50, when being judged as the execution ID of the physical block of variable Y storage number not simultaneously, whether the order that sequencer 91 is carried out the fund piece in step S51 judgement is addition command, if enter step S52.At this moment, the execution ID of the physical block of variable Y number is taken as the execution ID of new blocks of data.
At step S52, sequencer 91 is read the fund data of the physical block of variable Y number, ask these fund data be included in to the data in fund piece fill order and, with this with as the fund data (new funds data) in new blocks of data.After carrying out this processing, enter step S54.At this moment, with the execution ID of the physical block of the variable Y number execution ID as new blocks of data.
On the contrary, at step S51, when being judged as fill order to the fund piece and not being addition command (being the subtraction order), enter step S53, sequencer 91 is read fund data in the physical block of variable Y number, calculate these fund data and be included in poor to the data in fund piece fill order, this is poor as the fund data (new funds data) in new blocks of data.Enter step S54 after processing like this.
At step S49, when the physical block that sequencer 91 is judged as data writing is not fund piece (being the read/write piece), enter step S54.
At step S54, sequencer 91 adds 1 value as the increment count word of new blocks of data with the increment count word value of the physical block of variable Y number.But when the increment count word value of variable Y physical block was 11, the incremental computations word value that sequencer 91 is got new blocks of data was 00.
In step 55, sequencer 91 is 93 parity checkings of calculating new data writing, increment count word and logical block number (LBN)s in the parity arithmetic unit, with this parity values as parity checking value partly in new blocks of data.
At step S56, sequencer 91 is stored in new blocks of data (data of new storage (during the fund piece, be the fund data and carry out ID), its logical block number (LBN), increment count word, and their parity checking) physical block (compose buffer) of No. W, variable that step S39, S45 and the arbitrary step of S47 store.
So, by utilizing the increment count word, selection will be stored the physical block (compose buffer) of data, even when breaking down in the halfway of data writing, the data of the logical block number (LBN) number identical with this logical blocks of data still are retained in storer, therefore can not produce memory error in logic.
Below, with reference to the process flow diagram of Figure 20 and Figure 21, the work when data write the district of sequential access in EEPROM66 is described.
At step S61, sequencer 91 deposits the initial physical block number in sequential access district in RAM67 in as variable Z.
At step S62, sequencer 91 is read and number is deposited RAM67 in as variables A around (wrap around) in the physical block that physical block number is Z, read simultaneously physical block number and be Z+1 physical block around number depositing RAM67 in as variable B.
Then at step S63, whether the difference (A-B) of the value of sequencer 91 judgment variable A and variable B value is 1, is not 1 o'clock, and the physical block that is judged as physical block number Z is that storage has last physical block around number, and enters step S66.
When poor (A-B) that be judged as variables A value and variable B value is 1, timer 91 judges that at step S64 whether physical block number Z equates with the last physical block number in sequential access district, if equate, being judged as the last physical block in sequential access district is that storage has last physical block around number, and enters step S66.
At step S64, when being judged as the last physical block number in physical block number Z and sequential access district and not waiting, at step S65, after adding 1, the value that sequencer 91 will be stored in the variable Z of RAM67 gets back to step 62.Then while the value that changes variable Z (value of the physical block number that will the retrieve) processing of repeating step S62 to S65 successively.
Like this, find store according to the order of sequence data around number last, at step S66, the piece of No. Z, 91 pairs of variablees of sequencer (=around number last physical block number) carries out parity checking.
At step S67, sequencer 91 judges that whether this physical block has parity checking to make mistakes, and enters step S68 when makeing mistakes.
At step S68, whether sequencer 91 judgment variable Z values equal initial physical block number in the sequential access district, if equate, being judged as data (not comprising the data that parity checking makes mistakes) decline is the last physical block in sequential access district, at step S70, after the last physical block number in sequential access district deposits RAM67 in as new variables Y, enter step S72 (Figure 21).
Variable Z value is judged as when being not equal to the initial physical block number in sequential access district, subtracts 1 at step S71 sequencer 91 from variable Z value and calculates the last physical block number of data, after depositing as variable Y the value (Z-1) of calculating in RAM67, enters step S72.
On the contrary, be judged as when not having parity checking to make mistakes in step 67, after step S69 sequencer 91 deposits the physical block number in data decline (at this moment, being variable Z value) in RAM67 as variable Y, enter step S72.
At step S72, sequencer 91 judges whether physical block number in data decline (value of variable Y) equates with the last physical block number in sequential access district, if equate to enter step S73.
At step S73, sequencer 91 as the physical block number that writes new data, and after depositing this number in RAM67 as variable W, enters step S75 with initial physical block number in the sequential access district.
When step S72 is judged as that in the last physical block number of data (value of variable Y) and sequential access district, last physical block number does not wait, sequencer 91 is step S74 counting as the physical block number that writes new data variable Y value+1, and with this number as variable W, after depositing RAM67 in, enter step S75.
At step S75, whether the data of the new storage of sequencer 91 judgement equate with the physical block (data in decline) of variable Y number, when equating, and the data of newly having stored in storage, thereby end process.
On the contrary, the physical block (data in decline) of the data of new storage and variable Y number is not when waiting, sequencer 91 step S76 read in the variable Y physical block around number, this value is added 1 number as the data (newly blocks of data) of new storage around number.
At step S77, sequencer 91 carries out parity arithmetic in parity arithmetic 93 pairs of unit storage data and around number (new blocks of data), at step S78, new blocks of data is write the physical block of No. W.
Like this, sequentially retrieval store according to the order of sequence in data around number, with new data be stored in final data next physical block (or, the initial physical block in memory block according to the order of sequence), even therefore break down in writing the way of new data, also can because of remain with than data writing around number circlet around number data, so storer can not made mistakes in logic.
As mentioned above, EEPROM66 can provide independently memory block to a plurality of suppliers, and, utilize the information of template(-let) to prevent storer make mistakes (memory corruption).
In the above-described embodiments, though utilize the increment count word to differentiate in the random access district piece of storage new data in same logical block, also absolute time can be stored in the random access district, differentiate the piece of storage new data.
Also can distribute same user's piece to a plurality of suppliers.At this moment, the allocation table (allocation table) according to the supplier's area definition piece that is registered with these suppliers (overlapping supplier) distributes same user's piece.At this moment, by each supplier being formulated the division table (partition table) of supplier's area definition piece, can set different access (access) power (read/write or read-only) to each supplier.And, set without the fund piece to stipulating the supplier, and being set, another supplier to get to use the fund piece, thereby, stipulate user data part (to another supplier for read-only) data writing of the fund piece that the supplier can use another supplier.
Because the value of distinguishing D0e, D0f (being generally the district of the pattern (version) number of storage security key (security Key)) in the area definition piece (for example is set as setting, FFFFH), and supplier's code (maximum 8) of district D10 to D1f store predetermined supplier in the area definition piece, so this supplier (local common supply person (local common provider)) can be used as the public area with user's piece of allocation table allocation in this area definition piece.
Due to the local common supply person of registration in 2 area definition pieces that distribute same user's piece, and the different access right of each area definition piece setting, therefore can be to the access right of each local common supply person setting to this user's piece.
So, owing to setting overlapping supplier and local common supply person, therefore can process respectively a plurality of suppliers (being R/W).
As mentioned above, according to the information processing method of claim 1 record and the signal conditioning package of claim 3 record, the storage unit processing instruction that contains the firstth district and Second Region due to utilization, an above user's of described the firstth district storage data, described Second Region is arranged to be not used as the firstth district and is stored in the dead zone that the above user of of the firstth district uses, therefore can improve the utilization factor of storer.
According to the information processing method of claim 5 record and the signal conditioning package of claim 9 record, owing to logical block number (LBN) being distributed to the data that are stored in physical block, the new data that will have simultaneously the regulation logical block number (LBN) is stored in the physical block physical block in addition of the data that store this logical block number (LBN), therefore can prevent make mistakes on memory logic (corruption).
According to the information processing method of claim 14 record and the signal conditioning package of claim 16 record, because the data of specified block in Second Region have identifier, and the identifier that the identifier that the instruction that the user provides is had and data have compares, to not re-treatment of same instructions, thus can be inerrably processing instruction repeatedly not.
According to the information processing method of claim 18 record and the signal conditioning package of claim 20 record, due to will be corresponding to the data that are stored in piece of number distributing to of storage order, when being the district last piece that distributes, the piece with last number deposits new data in starting block simultaneously, new data is deposited in next piece with last piece when the piece with last number is not last piece, therefore can prevent that memory logic from makeing mistakes.
According to the information processing method of claim 22 record and the signal conditioning package of claim 23 record, due to utilize storage unit will be for regulation district in Second Region and a user stipulate that a plurality of data of each different access power are stored in the firstth district, come processing instruction, stipulate the user therefore a plurality of access rights in the regulation memory block can be awarded.
According to the information processing method of claim 24 record and the information-processing circuit of claim 25 record, jointly use the data in regulation in Second Region district to be stored in the firstth district a plurality of users owing to utilizing storage unit, come processing instruction, therefore can be with a plurality of users of same memory partitioning dispensing.
According to the information processing method of claim 26 record and the signal conditioning package of claim 27 record, due to utilize storage unit will be to regulation district in Second Region and a plurality of data of a plurality of user-defined each different access power be stored in the firstth district, come processing instruction, thus the different access in the regulation memory block can be weighed to a plurality of users.
Industrial application
The present invention can be used for using the non-contact card system of IC-card.

Claims (2)

1. a signal conditioning package, is characterized in that, has:
Reception is from the reception means of the instruction of subscriber equipment;
Process the processing means of described instruction;
Send the transmission means of the result of described processing to described subscriber equipment;
Constitute the storer that forms user's piece district and area definition piece district, described storer is used for storing the required data of described processing, described user's piece district comprises a plurality of user's pieces, described user's piece district be stored in a plurality of users in described area definition piece district use, and in accordance with regulations the block unit of size manage, described area definition piece district stores a plurality of user data, and comprises a plurality of area definition pieces;
Described storer will stipulate in described user's piece district regulation the district and a plurality of users are stipulated that a plurality of data of each different access power are stored in area definition piece district,
Described user's piece is given each user according to the allocation table allocation of described area definition piece, can be to the same user's piece of a plurality of user assignments, the same user's piece of allocation table allocation according to the supplier's area definition piece that is registered with these users, by each user being formulated the division table of supplier's area definition piece, can set different access rights to each user.
2. a signal conditioning package, is characterized in that, has:
Reception is from the reception means of the instruction of subscriber equipment;
Process the processing means of described instruction;
Send the transmission means of the result of described processing to described subscriber equipment;
Constitute the storer that forms user's piece district and area definition piece district, described storer is used for storing the required data of described processing, described user's piece district comprises a plurality of user's pieces, described user's piece district be stored in a plurality of users in described area definition piece district use, and in accordance with regulations the block unit of size manage, described area definition piece district stores a plurality of user data, and comprises a plurality of area definition pieces;
Described storer will stipulate in described user's piece district regulation the district and a plurality of users are stipulated that a plurality of data of each different access power are stored in area definition piece district,
Can to the same user's piece of a plurality of user assignments, according to the same user's piece of allocation table allocation of the supplier's area definition piece that is registered with these users, by each user being formulated the division table of supplier's area definition piece, can set different access rights to each user.
CN2004100642654A 1996-06-28 1997-06-24 Information processing method and information processing apparatus Expired - Lifetime CN1573806B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP168966/1996 1996-06-28
JP16896696 1996-06-28
JP168966/96 1996-06-28

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB971911398A Division CN1172245C (en) 1996-06-28 1997-06-24 Method and device for processing information

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN2006101003642A Division CN1932784B (en) 1996-06-28 1997-06-24 Information processing method and information processing apparatus

Publications (2)

Publication Number Publication Date
CN1573806A CN1573806A (en) 2005-02-02
CN1573806B true CN1573806B (en) 2013-06-19

Family

ID=15877879

Family Applications (3)

Application Number Title Priority Date Filing Date
CN2004100642654A Expired - Lifetime CN1573806B (en) 1996-06-28 1997-06-24 Information processing method and information processing apparatus
CN2006101003642A Expired - Lifetime CN1932784B (en) 1996-06-28 1997-06-24 Information processing method and information processing apparatus
CNB971911398A Expired - Lifetime CN1172245C (en) 1996-06-28 1997-06-24 Method and device for processing information

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN2006101003642A Expired - Lifetime CN1932784B (en) 1996-06-28 1997-06-24 Information processing method and information processing apparatus
CNB971911398A Expired - Lifetime CN1172245C (en) 1996-06-28 1997-06-24 Method and device for processing information

Country Status (5)

Country Link
US (3) US6662286B2 (en)
EP (2) EP2267641B1 (en)
KR (1) KR100496375B1 (en)
CN (3) CN1573806B (en)
WO (1) WO1998000808A1 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6662286B2 (en) * 1996-06-28 2003-12-09 Sony Corporation Information processing method and information processing apparatus
US6157966A (en) * 1997-06-30 2000-12-05 Schlumberger Malco, Inc. System and method for an ISO7816 complaint smart card to become master over a terminal
FR2778521B1 (en) * 1998-05-06 2000-06-16 Sgs Thomson Microelectronics BPSK ENCODER CIRCUIT
US6577229B1 (en) * 1999-06-10 2003-06-10 Cubic Corporation Multiple protocol smart card communication device
JP2001051904A (en) * 1999-08-11 2001-02-23 Hitachi Ltd External storage device using non-volatile semiconductor memory
JP2002091494A (en) * 2000-09-13 2002-03-27 Tdk Corp Digital recording and reproducing device
GB0313530D0 (en) * 2003-06-12 2003-07-16 Applied Card Technologies Ltd Electronic transaction system
US7941660B2 (en) * 2003-11-13 2011-05-10 Gemalto Sa System and method for data communications allowing slave device to be network peers
US7797479B2 (en) * 2005-06-30 2010-09-14 Intel Corporation Technique to write to a non-volatile memory
US7581142B2 (en) * 2006-01-03 2009-08-25 Nec Laboratories America, Inc. Method and system usable in sensor networks for handling memory faults
JP5272637B2 (en) * 2008-10-14 2013-08-28 ソニー株式会社 Information processing apparatus, encryption switching method, and program
JP5464066B2 (en) * 2010-06-10 2014-04-09 ソニー株式会社 Communication device and communication method
CN103970483B (en) * 2013-01-30 2017-05-31 安凯(广州)微电子技术有限公司 A kind of physical block wiring method and system
US10878859B2 (en) 2017-12-20 2020-12-29 Micron Technology, Inc. Utilizing write stream attributes in storage write commands
US10521157B2 (en) * 2018-01-15 2019-12-31 Gigadevice Semiconductor (Shanghai) Inc. Jump page cache read method in NAND flash memory and NAND flash memory
US11803325B2 (en) * 2018-03-27 2023-10-31 Micron Technology, Inc. Specifying media type in write commands

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4734568A (en) * 1985-07-31 1988-03-29 Toppan Moore Company, Ltd. IC card which can set security level for every memory area
US4797543A (en) * 1985-07-31 1989-01-10 501 Toppan Moore Company, Ltd. Selectable data readout IC card
US4833595A (en) * 1986-06-20 1989-05-23 Kabushiki Kaisha Toshiba Portable electronic apparatus with data remaining counter
US4849614A (en) * 1985-12-27 1989-07-18 Toppan Moore Company, Ltd. Composite IC card
US5161231A (en) * 1986-09-27 1992-11-03 Kabushiki Kaisha Toshiba Processing system which transmits a predetermined error code upon detection of an incorrect transmission code

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
JPS6010329B2 (en) 1980-07-30 1985-03-16 富士フアコム制御株式会社 File control method
EP0128945B1 (en) * 1982-12-09 1991-01-30 Sequoia Systems, Inc. Memory backup system
JPS59188896A (en) 1983-04-09 1984-10-26 Ricoh Co Ltd Back-up system of memory information
JPH0614326B2 (en) 1984-03-31 1994-02-23 株式会社東芝 IC card
JPS61151897A (en) 1984-12-26 1986-07-10 Yamatake Honeywell Co Ltd Storing method for memory contents
EP0218176B1 (en) * 1985-10-07 1991-11-13 Kabushiki Kaisha Toshiba Portable electronic device
US4800520A (en) * 1985-10-29 1989-01-24 Kabushiki Kaisha Toshiba Portable electronic device with garbage collection function
FR2591008B1 (en) * 1985-11-30 1991-05-17 Toshiba Kk PORTABLE ELECTRONIC DEVICE
US4839792A (en) * 1986-06-20 1989-06-13 Kabushiki Kaisha Toshiba Portable electronic apparatus with a device for determining data validity
JPS63249284A (en) 1987-04-06 1988-10-17 Omron Tateisi Electronics Co Write control system for id system
JPS62295149A (en) 1987-05-30 1987-12-22 Toshiba Corp Recording system for electronic device
JPH01194093A (en) 1988-01-29 1989-08-04 Toshiba Corp Portable electronic device
JPH01197895A (en) 1988-02-03 1989-08-09 Toshiba Corp Memory registering system for portable electronic device
JPH0250287A (en) 1988-08-12 1990-02-20 Toshiba Corp Portable electronic device
US5144551A (en) * 1989-05-19 1992-09-01 Compaq Computer Corporation Computer memory management method utilizing segmentation and protection techniques
JP2881019B2 (en) 1990-06-07 1999-04-12 沖電気工業株式会社 Tag issuing system
JP2941361B2 (en) 1990-06-07 1999-08-25 株式会社東芝 Portable electronic devices
JPH0440580A (en) 1990-06-07 1992-02-10 Toshiba Corp Method for determining number of elements on intermediate layer of hierarchical neural network
CA2045789A1 (en) * 1990-06-29 1991-12-30 Richard Lee Sites Granularity hint for translation buffer in high performance processor
US5325499A (en) * 1990-09-28 1994-06-28 Tandon Corporation Computer system including a write protection circuit for preventing illegal write operations and a write poster with improved memory
JPH04296953A (en) 1991-03-26 1992-10-21 Sharp Corp Electrical erasion/write enable storage
JP3536149B2 (en) 1993-01-27 2004-06-07 大日本印刷株式会社 Memory area management method
JPH07281962A (en) 1994-04-15 1995-10-27 Sansei Denshi Japan Kk Access method to electrically rewritable nonvolatile memory
JP2757777B2 (en) * 1994-05-26 1998-05-25 住友金属工業株式会社 Method and system for detecting unauthorized access to memory
JPH08235783A (en) * 1995-02-28 1996-09-13 Sony Corp Data recorder
JPH08287697A (en) 1995-04-18 1996-11-01 Nippondenso Co Ltd Memory device
JP3492057B2 (en) * 1995-12-14 2004-02-03 株式会社日立製作所 Multi-chip IC card and IC card system using the same
US6662286B2 (en) * 1996-06-28 2003-12-09 Sony Corporation Information processing method and information processing apparatus
US5854942A (en) * 1996-09-06 1998-12-29 International Business Machines Corporation Method and system for automatic storage subsystem configuration
US5996054A (en) * 1996-09-12 1999-11-30 Veritas Software Corp. Efficient virtualized mapping space for log device data storage system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4734568A (en) * 1985-07-31 1988-03-29 Toppan Moore Company, Ltd. IC card which can set security level for every memory area
US4797543A (en) * 1985-07-31 1989-01-10 501 Toppan Moore Company, Ltd. Selectable data readout IC card
US4849614A (en) * 1985-12-27 1989-07-18 Toppan Moore Company, Ltd. Composite IC card
US4833595A (en) * 1986-06-20 1989-05-23 Kabushiki Kaisha Toshiba Portable electronic apparatus with data remaining counter
US5161231A (en) * 1986-09-27 1992-11-03 Kabushiki Kaisha Toshiba Processing system which transmits a predetermined error code upon detection of an incorrect transmission code

Also Published As

Publication number Publication date
EP2267641A1 (en) 2010-12-29
US20080177966A1 (en) 2008-07-24
EP0853291A4 (en) 2004-07-28
US6662286B2 (en) 2003-12-09
CN1172245C (en) 2004-10-20
US20020026564A1 (en) 2002-02-28
CN1573806A (en) 2005-02-02
US7752406B2 (en) 2010-07-06
CN1932784A (en) 2007-03-21
WO1998000808A1 (en) 1998-01-08
CN1199481A (en) 1998-11-18
CN1932784B (en) 2010-06-09
US7437526B2 (en) 2008-10-14
KR100496375B1 (en) 2005-09-09
EP0853291A1 (en) 1998-07-15
US20040039882A1 (en) 2004-02-26
EP2267641B1 (en) 2017-03-29
KR19990044264A (en) 1999-06-25
EP0853291B1 (en) 2016-11-23

Similar Documents

Publication Publication Date Title
CN1573806B (en) Information processing method and information processing apparatus
KR100553630B1 (en) Method and apparatus for processing information
JP4051510B2 (en) Data storage device and data storage method
CN100367236C (en) Storage system comprising means managing a storage unit with anti-wear and anti-wear management of a storage unit
CN100390754C (en) Information processing equipment and information processing method and computer program
EP0973135B1 (en) Information processing and data storage
US6532518B2 (en) Data carrying device and systems for use therewith
CN101807262B (en) Apparatus and method for data processing
JP4462646B2 (en) Information processing apparatus, information processing method, reader / writer, access method, and recording medium
JP3890602B2 (en) Information processing apparatus, information processing method, and recording medium
JP3890603B2 (en) Information processing apparatus, information processing method, reader / writer, access method, and recording medium
CN103345647B (en) A kind of backup access method of data in RFID
US7275127B2 (en) Multi-application transponder circuit and memory management method for the same
CN101639833A (en) Intermediary device, intermediary method, computer program product and data storage system
CN104835258A (en) Method and device for preventing malicious consumption of water control unit
CN202838386U (en) Intelligent bank card having hospital universally-used medical consulting function
Hamidi‐Noori et al. A one‐period stochastic inventory problem with a lump‐sum penalty cost
CN102855517A (en) Intelligent bank card with hospital general treatment function
AU709400B2 (en) Integrated circuit card, secure application module, system comprising a secure application module and a terminal and a method for controlling service actions to be carried out by the secure application module on the integrated circuit card
AU709400C (en) Integrated circuit card, secure application module, system comprising a secure application module and a terminal and a method for controlling service actions to be carried out by the secure application module on the integrated circuit card
KR20090014840A (en) A smart card of comprosing applications having the same id

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20130619