CN1612113A - 节能高速缓存及其运行方法 - Google Patents
节能高速缓存及其运行方法 Download PDFInfo
- Publication number
- CN1612113A CN1612113A CNA2004100840157A CN200410084015A CN1612113A CN 1612113 A CN1612113 A CN 1612113A CN A2004100840157 A CNA2004100840157 A CN A2004100840157A CN 200410084015 A CN200410084015 A CN 200410084015A CN 1612113 A CN1612113 A CN 1612113A
- Authority
- CN
- China
- Prior art keywords
- cache
- speed cache
- road
- data
- size
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3215—Monitoring of peripheral devices
- G06F1/3225—Monitoring of peripheral devices of memory devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1028—Power efficiency
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99951—File or database maintenance
- Y10S707/99952—Coherency, e.g. same view to multiple users
Abstract
Description
Claims (19)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/605,616 US7127560B2 (en) | 2003-10-14 | 2003-10-14 | Method of dynamically controlling cache size |
US10/605,616 | 2003-10-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1612113A true CN1612113A (zh) | 2005-05-04 |
CN1328669C CN1328669C (zh) | 2007-07-25 |
Family
ID=34421895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100840157A Active CN1328669C (zh) | 2003-10-14 | 2004-10-13 | 节能高速缓存及其运行方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7127560B2 (zh) |
CN (1) | CN1328669C (zh) |
TW (1) | TWI321726B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103019364A (zh) * | 2011-09-22 | 2013-04-03 | 株式会社东芝 | 控制系统和控制方法 |
CN103455441A (zh) * | 2008-09-30 | 2013-12-18 | 英特尔公司 | 在低电压操作期间禁用高速缓存部分 |
CN104067243A (zh) * | 2012-01-16 | 2014-09-24 | 高通股份有限公司 | 混合直写式/回写式高速缓冲存储策略管理器和相关系统和方法 |
CN104813293A (zh) * | 2012-11-28 | 2015-07-29 | 高通股份有限公司 | 使用动态分配的脏掩码空间的存储器管理 |
CN106020732A (zh) * | 2016-05-27 | 2016-10-12 | 乐视控股(北京)有限公司 | 节点的磁盘空间确定方法及系统 |
CN107153455A (zh) * | 2016-03-04 | 2017-09-12 | Arm 有限公司 | 缓存功率管理 |
CN110574014A (zh) * | 2017-11-28 | 2019-12-13 | 谷歌有限责任公司 | 节能的高速缓存存储器使用 |
Families Citing this family (114)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1228440B1 (de) | 1999-06-10 | 2017-04-05 | PACT XPP Technologies AG | Sequenz-partitionierung auf zellstrukturen |
US8058899B2 (en) | 2000-10-06 | 2011-11-15 | Martin Vorbach | Logic cell array and bus system |
US9411532B2 (en) | 2001-09-07 | 2016-08-09 | Pact Xpp Technologies Ag | Methods and systems for transferring data between a processing device and external devices |
US9250908B2 (en) | 2001-03-05 | 2016-02-02 | Pact Xpp Technologies Ag | Multi-processor bus and cache interconnection system |
US9436631B2 (en) | 2001-03-05 | 2016-09-06 | Pact Xpp Technologies Ag | Chip including memory element storing higher level memory data on a page by page basis |
US9141390B2 (en) | 2001-03-05 | 2015-09-22 | Pact Xpp Technologies Ag | Method of processing data with an array of data processors according to application ID |
US9552047B2 (en) | 2001-03-05 | 2017-01-24 | Pact Xpp Technologies Ag | Multiprocessor having runtime adjustable clock and clock dependent power supply |
US10031733B2 (en) | 2001-06-20 | 2018-07-24 | Scientia Sol Mentis Ag | Method for processing data |
US9170812B2 (en) | 2002-03-21 | 2015-10-27 | Pact Xpp Technologies Ag | Data processing system having integrated pipelined array data processor |
US7539608B1 (en) * | 2002-05-10 | 2009-05-26 | Oracle International Corporation | Techniques for determining effects on system performance of a memory management parameter |
JP4388895B2 (ja) | 2002-09-06 | 2009-12-24 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | リコンフィギュアラブルなシーケンサ構造 |
DE602004020271D1 (de) * | 2003-12-03 | 2009-05-07 | Koninkl Philips Electronics Nv | Energiesparverfahren und -system |
US20050131995A1 (en) * | 2003-12-11 | 2005-06-16 | International Business Machines Corporation | Autonomic evaluation of web workload characteristics for self-configuration memory allocation |
JP3834323B2 (ja) * | 2004-04-30 | 2006-10-18 | 日本電気株式会社 | キャッシュメモリおよびキャッシュ制御方法 |
US7454571B1 (en) * | 2004-05-04 | 2008-11-18 | Sun Microsystems, Inc. | Heuristic cache tuning |
US7664970B2 (en) | 2005-12-30 | 2010-02-16 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US7966511B2 (en) | 2004-07-27 | 2011-06-21 | Intel Corporation | Power management coordination in multi-core processors |
US20070156992A1 (en) * | 2005-12-30 | 2007-07-05 | Intel Corporation | Method and system for optimizing latency of dynamic memory sizing |
US7370153B1 (en) | 2004-08-06 | 2008-05-06 | Nvidia Corporation | System and method of pre-fetching using an extended data structure including required data and a pre-fetch flag |
US7526604B1 (en) * | 2004-08-09 | 2009-04-28 | Nvidia Corporation | Command queueing speculative write prefetch |
US7882299B2 (en) * | 2004-12-21 | 2011-02-01 | Sandisk Corporation | System and method for use of on-chip non-volatile memory write cache |
US7478218B2 (en) * | 2005-02-18 | 2009-01-13 | Vmware, Inc. | Adaptive cache sizing based on monitoring of regenerated and replaced cache entries |
US8201004B2 (en) | 2006-09-14 | 2012-06-12 | Texas Instruments Incorporated | Entry/exit control to/from a low power state in a complex multi level memory system |
US7861055B2 (en) * | 2005-06-07 | 2010-12-28 | Broadcom Corporation | Method and system for on-chip configurable data ram for fast memory and pseudo associative caches |
US7647514B2 (en) * | 2005-08-05 | 2010-01-12 | Fujitsu Limited | Reducing power consumption at a cache |
US20070043965A1 (en) * | 2005-08-22 | 2007-02-22 | Intel Corporation | Dynamic memory sizing for power reduction |
US7747907B2 (en) * | 2005-09-20 | 2010-06-29 | Seagate Technology Llc | Preventive recovery from adjacent track interference |
US7904658B2 (en) * | 2005-11-30 | 2011-03-08 | International Business Machines Corporation | Structure for power-efficient cache memory |
US20070124538A1 (en) * | 2005-11-30 | 2007-05-31 | International Business Machines Corporation | Power-efficient cache memory system and method therefor |
TW200746161A (en) * | 2005-12-21 | 2007-12-16 | Nxp Bv | Power partitioning memory banks |
US20070288776A1 (en) * | 2006-06-09 | 2007-12-13 | Dement Jonathan James | Method and apparatus for power management in a data processing system |
US7467280B2 (en) * | 2006-07-05 | 2008-12-16 | International Business Machines Corporation | Method for reconfiguring cache memory based on at least analysis of heat generated during runtime, at least by associating an access bit with a cache line and associating a granularity bit with a cache line in level-2 cache |
US8225046B2 (en) | 2006-09-29 | 2012-07-17 | Intel Corporation | Method and apparatus for saving power by efficiently disabling ways for a set-associative cache |
US7606976B2 (en) * | 2006-10-27 | 2009-10-20 | Advanced Micro Devices, Inc. | Dynamically scalable cache architecture |
US8489817B2 (en) | 2007-12-06 | 2013-07-16 | Fusion-Io, Inc. | Apparatus, system, and method for caching data |
US8019940B2 (en) | 2006-12-06 | 2011-09-13 | Fusion-Io, Inc. | Apparatus, system, and method for a front-end, distributed raid |
US20080140941A1 (en) * | 2006-12-07 | 2008-06-12 | Dasgupta Gargi B | Method and System for Hoarding Content on Mobile Clients |
US8166267B2 (en) * | 2006-12-26 | 2012-04-24 | Sandisk Technologies Inc. | Managing a LBA interface in a direct data file memory system |
US20080155175A1 (en) * | 2006-12-26 | 2008-06-26 | Sinclair Alan W | Host System That Manages a LBA Interface With Flash Memory |
US8209461B2 (en) * | 2006-12-26 | 2012-06-26 | Sandisk Technologies Inc. | Configuration of host LBA interface with flash memory |
US20080162954A1 (en) * | 2006-12-31 | 2008-07-03 | Paul Lassa | Selectively powered data interfaces |
US8022960B2 (en) * | 2007-02-22 | 2011-09-20 | Qualcomm Incorporated | Dynamic configurable texture cache for multi-texturing |
US8135944B2 (en) * | 2007-03-14 | 2012-03-13 | Sandisk Technologies Inc. | Selectively powered data interfaces |
US20080244181A1 (en) * | 2007-03-30 | 2008-10-02 | Michael Walz | Dynamic run-time cache size management |
US8495276B2 (en) * | 2007-10-12 | 2013-07-23 | HGST Netherlands B.V. | Power saving optimization for disk drives with external cache |
US9519540B2 (en) | 2007-12-06 | 2016-12-13 | Sandisk Technologies Llc | Apparatus, system, and method for destaging cached data |
US7836226B2 (en) | 2007-12-06 | 2010-11-16 | Fusion-Io, Inc. | Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment |
US8589706B2 (en) * | 2007-12-26 | 2013-11-19 | Intel Corporation | Data inversion based approaches for reducing memory power consumption |
US8868836B2 (en) * | 2007-12-31 | 2014-10-21 | Intel Corporation | Reducing minimum operating voltage through hybrid cache design |
US8140771B2 (en) * | 2008-02-01 | 2012-03-20 | International Business Machines Corporation | Partial cache line storage-modifying operation based upon a hint |
US8255635B2 (en) * | 2008-02-01 | 2012-08-28 | International Business Machines Corporation | Claiming coherency ownership of a partial cache line of data |
US8266381B2 (en) * | 2008-02-01 | 2012-09-11 | International Business Machines Corporation | Varying an amount of data retrieved from memory based upon an instruction hint |
US7958309B2 (en) * | 2008-02-01 | 2011-06-07 | International Business Machines Corporation | Dynamic selection of a memory access size |
US8108619B2 (en) * | 2008-02-01 | 2012-01-31 | International Business Machines Corporation | Cache management for partial cache line operations |
US8250307B2 (en) * | 2008-02-01 | 2012-08-21 | International Business Machines Corporation | Sourcing differing amounts of prefetch data in response to data prefetch requests |
US8117401B2 (en) * | 2008-02-01 | 2012-02-14 | International Business Machines Corporation | Interconnect operation indicating acceptability of partial data delivery |
US20090198910A1 (en) * | 2008-02-01 | 2009-08-06 | Arimilli Ravi K | Data processing system, processor and method that support a touch of a partial cache line of data |
US7979655B2 (en) * | 2008-03-04 | 2011-07-12 | International Business Machines Corporation | Dynamic optimization of device limits and thresholds in a write cache |
US20090327609A1 (en) * | 2008-06-30 | 2009-12-31 | Bruce Fleming | Performance based cache management |
US20100049920A1 (en) * | 2008-08-20 | 2010-02-25 | International Business Machines Corporation | Dynamically adjusting write cache size |
US8266409B2 (en) | 2009-03-03 | 2012-09-11 | Qualcomm Incorporated | Configurable cache and method to configure same |
US8055805B2 (en) * | 2009-03-31 | 2011-11-08 | Intel Corporation | Opportunistic improvement of MMIO request handling based on target reporting of space requirements |
US8117390B2 (en) * | 2009-04-15 | 2012-02-14 | International Business Machines Corporation | Updating partial cache lines in a data processing system |
US8140759B2 (en) * | 2009-04-16 | 2012-03-20 | International Business Machines Corporation | Specifying an access hint for prefetching partial cache block data in a cache hierarchy |
US8230176B2 (en) * | 2009-06-26 | 2012-07-24 | International Business Machines Corporation | Reconfigurable cache |
US20110055610A1 (en) * | 2009-08-31 | 2011-03-03 | Himax Technologies Limited | Processor and cache control method |
US8949529B2 (en) * | 2009-12-30 | 2015-02-03 | International Business Machines Corporation | Customizing function behavior based on cache and scheduling parameters of a memory argument |
TWI420311B (zh) * | 2010-03-18 | 2013-12-21 | Univ Nat Sun Yat Sen | 基於集合分模組之快取記憶體之分割方法 |
JP5529283B2 (ja) * | 2010-03-19 | 2014-06-25 | 株式会社日立製作所 | ストレージシステム及びストレージシステムにおけるキャッシュの構成変更方法 |
US8472278B2 (en) | 2010-04-09 | 2013-06-25 | Qualcomm Incorporated | Circuits, systems and methods for adjusting clock signals based on measured performance characteristics |
US8412971B2 (en) * | 2010-05-11 | 2013-04-02 | Advanced Micro Devices, Inc. | Method and apparatus for cache control |
TWI447741B (zh) * | 2010-07-29 | 2014-08-01 | Winbond Electronics Corp | 動態隨機存取記憶體單元及其資料更新方法 |
US8631198B2 (en) * | 2010-08-06 | 2014-01-14 | Seagate Technology Llc | Dynamic cache reduction utilizing voltage warning mechanism |
US8738860B1 (en) * | 2010-10-25 | 2014-05-27 | Tilera Corporation | Computing in parallel processing environments |
US8775737B2 (en) * | 2010-12-02 | 2014-07-08 | Microsoft Corporation | Efficient cache management |
US9009406B2 (en) | 2010-12-10 | 2015-04-14 | International Business Machines Corporation | Determining server write activity levels to use to adjust write cache size |
US9141527B2 (en) | 2011-02-25 | 2015-09-22 | Intelligent Intellectual Property Holdings 2 Llc | Managing cache pools |
US20120303897A1 (en) * | 2011-05-28 | 2012-11-29 | Sakthivel Komarasamy Pullagoundapatti | Configurable set associative cache way architecture |
US8886911B2 (en) * | 2011-05-31 | 2014-11-11 | Micron Technology, Inc. | Dynamic memory cache size adjustment in a memory device |
US20130036270A1 (en) * | 2011-08-04 | 2013-02-07 | The Regents Of The University Of Michigan | Data processing apparatus and method for powering down a cache |
US8700972B2 (en) * | 2011-08-17 | 2014-04-15 | Broadcom Corporation | Adaptive ultra-low voltage memory |
US8687453B2 (en) * | 2011-10-12 | 2014-04-01 | Wisconsin Alumni Research Foundation | Energy efficient processor having heterogeneous cache |
US9170931B2 (en) * | 2011-10-27 | 2015-10-27 | Qualcomm Incorporated | Partitioning a memory into a high and a low performance partitions |
US9158693B2 (en) | 2011-10-31 | 2015-10-13 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
BR112014013390A2 (pt) | 2011-12-20 | 2017-06-13 | Intel Corp | redução de potência parcial dinâmica de cache de lado de memória em hierarquia de memória de 2 níveis |
US9251086B2 (en) | 2012-01-24 | 2016-02-02 | SanDisk Technologies, Inc. | Apparatus, system, and method for managing a cache |
JP5458132B2 (ja) * | 2012-03-13 | 2014-04-02 | 株式会社東芝 | キャッシュ装置 |
US8943274B2 (en) | 2012-05-22 | 2015-01-27 | Seagate Technology Llc | Changing power state with an elastic cache |
US9218040B2 (en) | 2012-09-27 | 2015-12-22 | Apple Inc. | System cache with coarse grain power management |
US9128843B2 (en) | 2012-10-11 | 2015-09-08 | Industrial Technology Research Institute | Method and computer system for memory management on virtual machine system |
US9098417B2 (en) * | 2012-12-13 | 2015-08-04 | Advanced Micro Devices, Inc. | Partitioning caches for sub-entities in computing devices |
US9372803B2 (en) * | 2012-12-20 | 2016-06-21 | Advanced Micro Devices, Inc. | Method and system for shutting down active core based caches |
US9400544B2 (en) | 2013-04-02 | 2016-07-26 | Apple Inc. | Advanced fine-grained cache power management |
US8984227B2 (en) | 2013-04-02 | 2015-03-17 | Apple Inc. | Advanced coarse-grained cache power management |
US9396122B2 (en) | 2013-04-19 | 2016-07-19 | Apple Inc. | Cache allocation scheme optimized for browsing applications |
US20150019818A1 (en) * | 2013-07-11 | 2015-01-15 | Lsi Corporation | Maintaining Cache Size Proportional to Power Pack Charge |
US9323614B2 (en) | 2013-11-06 | 2016-04-26 | Wisconsin Alumni Research Foundation | Dynamic error handling for on-chip memory structures |
WO2015147868A1 (en) * | 2014-03-28 | 2015-10-01 | Empire Technology Development Llc | Magnetoresistive random-access memory cache write management |
US20150310902A1 (en) | 2014-04-23 | 2015-10-29 | Texas Instruments Incorporated | Static Power Reduction in Caches Using Deterministic Naps |
US9563567B2 (en) * | 2014-04-28 | 2017-02-07 | Apple Inc. | Selective cache way-group power down |
US9494997B2 (en) | 2014-06-16 | 2016-11-15 | Apple Inc. | Hierarchical clock control using hysterisis and threshold management |
US20170031601A1 (en) * | 2015-07-30 | 2017-02-02 | Kabushiki Kaisha Toshiba | Memory system and storage system |
US11068401B2 (en) | 2015-09-25 | 2021-07-20 | Intel Corporation | Method and apparatus to improve shared memory efficiency |
US10621104B2 (en) | 2015-09-25 | 2020-04-14 | Hewlett Packard Enterprise Development Lp | Variable cache for non-volatile memory |
US10776273B2 (en) * | 2016-05-16 | 2020-09-15 | SK Hynix Inc. | Memory system having multiple cache pages and operating method thereof |
US10628331B2 (en) * | 2016-06-01 | 2020-04-21 | International Business Machines Corporation | Demote scan processing to demote tracks from cache |
US10127107B2 (en) * | 2016-08-14 | 2018-11-13 | Nxp Usa, Inc. | Method for performing data transaction that selectively enables memory bank cuts and memory device therefor |
US10424107B2 (en) | 2017-04-01 | 2019-09-24 | Intel Corporation | Hierarchical depth buffer back annotaton |
US11010953B2 (en) | 2017-04-21 | 2021-05-18 | Intel Corporation | Dedicated fixed point blending for energy efficiency |
US10178619B1 (en) | 2017-09-29 | 2019-01-08 | Intel Corporation | Advanced graphics power state management |
US11307987B2 (en) * | 2019-05-24 | 2022-04-19 | Texas Instmments Incorporated | Tag update bus for updated coherence state |
US11385693B2 (en) | 2020-07-02 | 2022-07-12 | Apple Inc. | Dynamic granular memory power gating for hardware accelerators |
US11709776B2 (en) | 2021-03-29 | 2023-07-25 | Pensando Systems Inc. | Methods and systems for a stripe mode cache pool |
TWI819662B (zh) * | 2022-06-16 | 2023-10-21 | 瑞昱半導體股份有限公司 | 系統剖析調校方法與電腦系統 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0950401A (ja) * | 1995-08-09 | 1997-02-18 | Toshiba Corp | キャッシュメモリ及びそれを備えた情報処理装置 |
US6308241B1 (en) * | 1997-12-22 | 2001-10-23 | U.S. Philips Corporation | On-chip cache file register for minimizing CPU idle cycles during cache refills |
US6260114B1 (en) * | 1997-12-30 | 2001-07-10 | Mcmz Technology Innovations, Llc | Computer cache memory windowing |
EP0974898A3 (en) * | 1998-07-24 | 2008-12-24 | Interuniversitair Microelektronica Centrum Vzw | A method for determining a storage-bandwidth optimized memory organization of an essentially digital device |
US6845432B2 (en) * | 2000-12-28 | 2005-01-18 | Intel Corporation | Low power cache architecture |
US6766420B2 (en) * | 2001-09-27 | 2004-07-20 | International Business Machines Corporation | Selectively powering portions of system memory in a network server to conserve energy |
US20030145239A1 (en) * | 2002-01-31 | 2003-07-31 | Kever Wayne D. | Dynamically adjustable cache size based on application behavior to save power |
US6950904B2 (en) * | 2002-06-25 | 2005-09-27 | Intel Corporation | Cache way replacement technique |
-
2003
- 2003-10-14 US US10/605,616 patent/US7127560B2/en not_active Expired - Lifetime
-
2004
- 2004-10-07 TW TW093130321A patent/TWI321726B/zh active
- 2004-10-13 CN CNB2004100840157A patent/CN1328669C/zh active Active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103455441A (zh) * | 2008-09-30 | 2013-12-18 | 英特尔公司 | 在低电压操作期间禁用高速缓存部分 |
CN103455441B (zh) * | 2008-09-30 | 2016-08-24 | 英特尔公司 | 在低电压操作期间禁用高速缓存部分 |
CN103019364A (zh) * | 2011-09-22 | 2013-04-03 | 株式会社东芝 | 控制系统和控制方法 |
CN104067243B (zh) * | 2012-01-16 | 2017-09-12 | 高通股份有限公司 | 混合直写式/回写式高速缓冲存储策略管理器和相关系统和方法 |
CN104067243A (zh) * | 2012-01-16 | 2014-09-24 | 高通股份有限公司 | 混合直写式/回写式高速缓冲存储策略管理器和相关系统和方法 |
US10025711B2 (en) | 2012-01-16 | 2018-07-17 | Qualcomm Incorporated | Hybrid write-through/write-back cache policy managers, and related systems and methods |
CN104813293A (zh) * | 2012-11-28 | 2015-07-29 | 高通股份有限公司 | 使用动态分配的脏掩码空间的存储器管理 |
CN104813293B (zh) * | 2012-11-28 | 2017-10-31 | 高通股份有限公司 | 使用动态分配的脏掩码空间的存储器管理 |
CN107153455A (zh) * | 2016-03-04 | 2017-09-12 | Arm 有限公司 | 缓存功率管理 |
CN107153455B (zh) * | 2016-03-04 | 2021-12-21 | Arm 有限公司 | 缓存功率管理 |
CN106020732A (zh) * | 2016-05-27 | 2016-10-12 | 乐视控股(北京)有限公司 | 节点的磁盘空间确定方法及系统 |
CN110574014A (zh) * | 2017-11-28 | 2019-12-13 | 谷歌有限责任公司 | 节能的高速缓存存储器使用 |
CN110574014B (zh) * | 2017-11-28 | 2023-08-11 | 谷歌有限责任公司 | 节能的高速缓存存储器使用 |
Also Published As
Publication number | Publication date |
---|---|
CN1328669C (zh) | 2007-07-25 |
TW200530810A (en) | 2005-09-16 |
TWI321726B (en) | 2010-03-11 |
US7127560B2 (en) | 2006-10-24 |
US20050080994A1 (en) | 2005-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1612113A (zh) | 节能高速缓存及其运行方法 | |
US10956331B2 (en) | Cache partitioning in a multicore processor | |
US20080320203A1 (en) | Memory Management in a Computing Device | |
US9201608B2 (en) | Memory controller mapping on-the-fly | |
US6986069B2 (en) | Methods and apparatus for static and dynamic power management of computer systems | |
US9176875B2 (en) | Power gating a portion of a cache memory | |
CN1804816A (zh) | 用于程序员控制的超高速缓冲存储器线回收策略的方法 | |
US9311228B2 (en) | Power reduction in server memory system | |
Mukkara et al. | Whirlpool: Improving dynamic cache management with static data classification | |
Mittal | A survey of techniques for architecting and managing GPU register file | |
Hu et al. | Container marking: Combining data placement, garbage collection and wear levelling for flash | |
US20050160250A1 (en) | Method and apparatus of controlling electric power for translation lookaside buffer | |
US20080313482A1 (en) | Power Partitioning Memory Banks | |
WO2005069148A2 (en) | Memory management method and related system | |
WO2016138785A1 (zh) | 一种运行进程的方法及装置 | |
Zhang et al. | Crftl: cache reallocation-based page-level flash translation layer for smartphones | |
CN1704912A (zh) | 地址转换器和地址转换方法 | |
JP6873942B2 (ja) | 推定装置、推定方法およびプログラム | |
Jahannia et al. | Multi-Retention STT-MRAM Architectures for IoT: Evaluating the Impact of Retention Levels and Memory Mapping Schemes | |
Valls et al. | A directory cache with dynamic private-shared partitioning | |
Inoue et al. | Trends in high-performance, low-power cache memory architectures | |
Levy et al. | Memory issues in power-aware design of embedded systems: An overview | |
Ratnakumar et al. | An Energy Efficient Multilevel Reconfigurable parallel Cache Architecture for Embedded Multicore Processors | |
Zheng et al. | Research on optimizing last level cache performance for hybrid main memory | |
Quirós et al. | Heterogeneous Memory Organizations in Embedded Systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171031 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171031 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
TR01 | Transfer of patent right |