CN1759385A - 用于传送数据的数据处理设备以及方法 - Google Patents
用于传送数据的数据处理设备以及方法 Download PDFInfo
- Publication number
- CN1759385A CN1759385A CN200480006438.5A CN200480006438A CN1759385A CN 1759385 A CN1759385 A CN 1759385A CN 200480006438 A CN200480006438 A CN 200480006438A CN 1759385 A CN1759385 A CN 1759385A
- Authority
- CN
- China
- Prior art keywords
- bus
- data
- control module
- data processing
- processing equipment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012545 processing Methods 0.000 title claims abstract description 56
- 238000000034 method Methods 0.000 title claims description 22
- 238000004891 communication Methods 0.000 claims abstract description 27
- 230000006978 adaptation Effects 0.000 claims description 14
- 230000005540 biological transmission Effects 0.000 claims description 12
- 239000000872 buffer Substances 0.000 claims description 7
- 239000000725 suspension Substances 0.000 claims description 2
- 238000012546 transfer Methods 0.000 abstract description 5
- 230000002093 peripheral effect Effects 0.000 description 5
- 239000003550 marker Substances 0.000 description 4
- 241001608711 Melo Species 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000006855 networking Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 235000004258 Cordia alliodora Nutrition 0.000 description 1
- 244000085692 Cordia alliodora Species 0.000 description 1
- 241001269238 Data Species 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 239000003999 initiator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009885 systemic effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
- G06F13/4059—Coupling between buses using bus bridges where the bridge performs a synchronising function where the synchronisation uses buffers, e.g. for speed matching between buses
Abstract
Description
Claims (18)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03100629.9 | 2003-03-12 | ||
EP03100629 | 2003-03-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1759385A true CN1759385A (zh) | 2006-04-12 |
CN100520754C CN100520754C (zh) | 2009-07-29 |
Family
ID=32981918
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800064385A Expired - Fee Related CN100520754C (zh) | 2003-03-12 | 2004-03-03 | 用于传送数据的数据处理设备以及方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7340553B2 (zh) |
EP (1) | EP1604288A1 (zh) |
JP (1) | JP4892683B2 (zh) |
CN (1) | CN100520754C (zh) |
WO (1) | WO2004081803A1 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4437464B2 (ja) | 2005-06-01 | 2010-03-24 | 株式会社ルネサステクノロジ | 半導体装置及びデータ処理システム |
JP4224080B2 (ja) * | 2006-06-05 | 2009-02-12 | フェリカネットワークス株式会社 | 情報処理端末およびそのプログラム |
US8271827B2 (en) * | 2007-12-10 | 2012-09-18 | Qimonda | Memory system with extended memory density capability |
US7895380B2 (en) * | 2009-01-21 | 2011-02-22 | Ati Technologies Ulc | Communication protocol for sharing memory resources between components of a device |
US8782451B2 (en) | 2010-12-22 | 2014-07-15 | Via Technologies, Inc. | Power state synchronization in a multi-core processor |
US9460038B2 (en) * | 2010-12-22 | 2016-10-04 | Via Technologies, Inc. | Multi-core microprocessor internal bypass bus |
US8972707B2 (en) | 2010-12-22 | 2015-03-03 | Via Technologies, Inc. | Multi-core processor with core selectively disabled by kill instruction of system software and resettable only via external pin |
US8631256B2 (en) | 2010-12-22 | 2014-01-14 | Via Technologies, Inc. | Distributed management of a shared power source to a multi-core microprocessor |
US8637212B2 (en) | 2010-12-22 | 2014-01-28 | Via Technologies, Inc. | Reticle set modification to produce multi-core dies |
US8930676B2 (en) | 2010-12-22 | 2015-01-06 | Via Technologies, Inc. | Master core discovering enabled cores in microprocessor comprising plural multi-core dies |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5193204A (en) * | 1984-03-06 | 1993-03-09 | Codex Corporation | Processor interface circuitry for effecting data transfers between processors |
CA2080210C (en) * | 1992-01-02 | 1998-10-27 | Nader Amini | Bidirectional data storage facility for bus interface unit |
JPH064458A (ja) * | 1992-06-18 | 1994-01-14 | Fuji Xerox Co Ltd | Dma制御装置 |
US5335326A (en) | 1992-10-01 | 1994-08-02 | Xerox Corporation | Multichannel FIFO device channel sequencer |
FR2699706B1 (fr) * | 1992-12-22 | 1995-02-24 | Bull Sa | Système de transmission de données entre un bus d'ordinateur et un réseau. |
US5761450A (en) * | 1994-02-24 | 1998-06-02 | Intel Corporation | Bus bridge circuit flushing buffer to a bus during one acquire/relinquish cycle by providing empty address indications |
US5835742A (en) * | 1994-06-14 | 1998-11-10 | Apple Computer, Inc. | System and method for executing indivisible memory operations in multiple processor computer systems with multiple busses |
US5627975A (en) * | 1994-08-02 | 1997-05-06 | Motorola, Inc. | Interbus buffer for use between a pseudo little endian bus and a true little endian bus |
US5916296A (en) * | 1995-06-05 | 1999-06-29 | Nippondenso Co., Ltd. | Dual processor automotive control system having flexible processor standardization |
US6212590B1 (en) * | 1997-12-22 | 2001-04-03 | Compaq Computer Corporation | Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base |
US6279087B1 (en) * | 1997-12-22 | 2001-08-21 | Compaq Computer Corporation | System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations |
US6199127B1 (en) * | 1997-12-24 | 2001-03-06 | Intel Corporation | Method and apparatus for throttling high priority memory accesses |
US6298407B1 (en) * | 1998-03-04 | 2001-10-02 | Intel Corporation | Trigger points for performance optimization in bus-to-bus bridges |
JP2000076180A (ja) * | 1998-08-28 | 2000-03-14 | Nec Corp | バス接続装置及び情報処理システム |
US6405276B1 (en) * | 1998-12-10 | 2002-06-11 | International Business Machines Corporation | Selectively flushing buffered transactions in a bus bridge |
US6266723B1 (en) * | 1999-03-29 | 2001-07-24 | Lsi Logic Corporation | Method and system for optimizing of peripheral component interconnect PCI bus transfers |
US6715023B1 (en) * | 1999-09-23 | 2004-03-30 | Altera Corporation | PCI bus switch architecture |
US6996659B2 (en) * | 2002-07-30 | 2006-02-07 | Lsi Logic Corporation | Generic bridge core |
-
2004
- 2004-03-03 US US10/548,344 patent/US7340553B2/en not_active Expired - Fee Related
- 2004-03-03 EP EP04716680A patent/EP1604288A1/en not_active Ceased
- 2004-03-03 WO PCT/IB2004/050197 patent/WO2004081803A1/en active Application Filing
- 2004-03-03 JP JP2006506673A patent/JP4892683B2/ja not_active Expired - Fee Related
- 2004-03-03 CN CNB2004800064385A patent/CN100520754C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO2004081803A1 (en) | 2004-09-23 |
JP4892683B2 (ja) | 2012-03-07 |
US7340553B2 (en) | 2008-03-04 |
JP2006520956A (ja) | 2006-09-14 |
US20060224809A1 (en) | 2006-10-05 |
EP1604288A1 (en) | 2005-12-14 |
CN100520754C (zh) | 2009-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7705850B1 (en) | Computer system having increased PCIe bandwidth | |
CN100549992C (zh) | 可减少延迟的数据传送与接收方法与系统 | |
KR101720134B1 (ko) | 버스 브리지 장치 | |
CA2573156A1 (en) | Apparatus and method for supporting memory management in an offload of network protocol processing | |
US9311265B2 (en) | Techniques for improving throughput and performance of a distributed interconnect peripheral bus connected to a host controller | |
US20020174165A1 (en) | Cluster system, computer and program | |
US20050174877A1 (en) | Bus arrangement and method thereof | |
EP1535169B1 (en) | Improved inter-processor communication system for communication between processors | |
KR20140084155A (ko) | 네트워크 프로세서에서의 멀티-코어 상호접속 | |
CN1759385A (zh) | 用于传送数据的数据处理设备以及方法 | |
CN115248796A (zh) | 用于芯粒到芯粒互连的总线流水线结构和芯片 | |
US7409486B2 (en) | Storage system, and storage control method | |
KR20180116717A (ko) | 직렬 시스템 버스 인터페이스 및 직접메모리액세스 컨트롤러를 갖는 전자 시스템 및 그 동작 방법 | |
US6425071B1 (en) | Subsystem bridge of AMBA's ASB bus to peripheral component interconnect (PCI) bus | |
US20050021896A1 (en) | Data bus system and method for performing cross-access between buses | |
US20230035810A1 (en) | Method for data processing of frame receiving of an interconnection protocol and storage device | |
CN109616149A (zh) | 一种eMMC主机控制器、eMMC控制系统及控制方法 | |
US6378017B1 (en) | Processor interconnection | |
KR100475438B1 (ko) | 데이터 버스 시스템 및 버스간 크로스 액세스 방법 | |
CN101867510A (zh) | 板级双系统互联方法 | |
US20080126642A1 (en) | Memory Interface Circuit and Method | |
US7360007B2 (en) | System including a segmentable, shared bus | |
KR101276837B1 (ko) | 서로 다른 동작 주파수로 동작하는 프로세서 시스템 간의 통신을 지원하기 위한 장치 | |
US6996657B1 (en) | Apparatus for providing packets in a peripheral interface circuit of an I/O node of a computer system | |
US9304926B2 (en) | Coherency control message flow |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20071102 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20071102 Address after: Holland Ian Deho Finn Applicant after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Applicant before: Koninklijke Philips Electronics N.V. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090729 Termination date: 20180303 |
|
CF01 | Termination of patent right due to non-payment of annual fee |