CN1971962A - 相变化存储元件及其制造方法 - Google Patents

相变化存储元件及其制造方法 Download PDF

Info

Publication number
CN1971962A
CN1971962A CNA2006101447840A CN200610144784A CN1971962A CN 1971962 A CN1971962 A CN 1971962A CN A2006101447840 A CNA2006101447840 A CN A2006101447840A CN 200610144784 A CN200610144784 A CN 200610144784A CN 1971962 A CN1971962 A CN 1971962A
Authority
CN
China
Prior art keywords
phase change
memory cell
electrode
layer
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2006101447840A
Other languages
English (en)
Other versions
CN100502081C (zh
Inventor
龙翔澜
陈士弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Macronix International Co Ltd
Original Assignee
Macronix International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix International Co Ltd filed Critical Macronix International Co Ltd
Publication of CN1971962A publication Critical patent/CN1971962A/zh
Application granted granted Critical
Publication of CN100502081C publication Critical patent/CN100502081C/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/30Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/061Patterning of the switching material
    • H10N70/063Patterning of the switching material by etching of pre-deposited switching material layers, e.g. lithography
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/061Patterning of the switching material
    • H10N70/068Patterning of the switching material by processes specially adapted for achieving sub-lithographic dimensions, e.g. using spacers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/231Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/821Device geometry
    • H10N70/823Device geometry adapted for essentially horizontal current flow, e.g. bridge type devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/882Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828Tellurides, e.g. GeSbTe
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/79Array wherein the access device being a transistor

Abstract

一种相变化存储元件,其包括相变化存储单元,此存储单元用照相平版印刷形成并具有第一与第二电极、以及位于此二电极之间的相变化导桥,此导桥并与此二电极的相对侧边电连接。相变化导桥具有一长度、一宽度、以及一厚度。此宽度、厚度、以及长度小于用以形成相变化存储单元的工艺的最小照相平版印刷特征尺寸。用以形成存储单元的光阻掩模的尺寸可被缩小,以使得相变化导桥的宽度与长度各自小于最小照相平版印刷特征尺寸。

Description

相变化存储元件及其制造方法
联合研究合约的当事人
纽约国际商业机械公司、台湾旺宏国际股份有限公司及德国英飞凌技术(Infineon Technologies A.G.)公司为联合研究合约的当事人。
相关申请
本案于2005年11月15日申请美国临时专利,该申请的申请号为60/736,722。
技术领域
本发明涉及使用相变化存储材料的高密度存储元件及其制造方法,相变化存储材料包括以硫属化物为基础的材料与其它材料。
背景技术
以相变化为基础的存储材料被广泛地运用于读写光盘片中。这些材料包括有至少两种固态相,包括如大部分为非晶态的固态相,以及大体上为结晶态的固态相。激光脉冲用于读写光盘片中,以在二种相中切换,并读取此种材料于相变化之后的光学性质。
如硫属化物及类似材料的这些相变化存储材料,可通过施加幅度适用于集成电路中的电流,而引起晶相变化。一般而言,非晶态的特征为其电阻高于结晶态,此电阻值可轻易测量得到而用以作为指示。这种特性则引发使用可编程电阻材料以形成非易失性存储器电路等的兴趣,此电路可用于随机存取读写。
从非晶态转变至结晶态一般为低电流步骤。从结晶态转变至非晶态(以下指称为重置(reset))一般为高电流步骤,其包括短暂的高电流密度脉冲以融化或破坏结晶结构,其后此相变化材料会快速冷却,抑制相变化的过程,使得至少部份相变化结构得以维持在非晶态。理想状态下,引起相变化材料从结晶态转变至非晶态的重置电流幅度应越低越好。欲降低重置所需的重置电流幅度,可通过减低在存储器中的相变化材料元素的尺寸、以及减少电极与此相变化材料的接触面积而实现,因此可针对此相变化材料元素施加较小的绝对电流值而实现较高的电流密度。
此领域发展的一种方法致力于在集成电路结构上形成微小孔洞,并使用微量可编程的电阻材料填充这些微小孔洞。致力于这些微小孔洞的专利包括:于1997年11月11日公告的美国专利5,687,112”Multibit Single Cell Memory Element Having Tapered Contact”、发明人为Ovshinky;于1998年8月4日公告的美国专利5,789,277”Methodof Making Chalogenide[sic]Memory Device”、发明人为Zahorik等;于2000年11月21日公告的美国专利6,150,253”Controllable OvonicPhase-Change Semiconductor Memory Device and Methods ofFabricating the Same”、发明人为Doan等。
在以非常小的尺寸制造这些装置、以及欲满足大规模生产存储装置时所需求的严格工艺规范时,则会遭遇到问题。较佳地提供一种存储单元结构,其包括有小尺寸以及低重置电流,以及用以制造该结构的方法。
发明内容
本发明的第一个目的涉及一种相变化存储元件,其包括存储单元存取层、以及存储单元层,其可操作与该存储单元存取层连接,其包括通过平板印刷工艺所形成的相变化存储单元。存储单元包括第一与第二电极,其分别具有第一与第二侧边,该第一与第二侧边相对并隔开,以及相变化导桥(bridge),其位于该第一与第二侧边之间,并与该第一与第二侧边分别电连接。相变化导桥具有一长度、一宽度与一厚度,宽度的测量介于该第一与第二侧边之间,且长度的测量垂直于宽度。此宽度、厚度、与长度小于用以形成该相变化存储单元的最小照相平版印刷特征尺寸。在某些实施例中,最小照相平版印刷特征尺寸约为200纳米,宽度约为10至100纳米,长度约为10至50纳米,且厚度约为10至50纳米。
本发明的第二个目的涉及一种用以制造相变化存储元件的方法。在衬底上形成存储单元存取层,存储单元存取层包括存取器件与上表面。形成存储单元层,其可操作与该存储单元存取层连接,存储单元层包括相变化存储单元,其通过照相平版印刷地形成。此存储单元包括第一与第二电极,其分别具有第一与第二侧边,此第一与第二侧边相对并隔开;相变化导桥,其位于此第一与第二侧边之间,并与该第一与第二侧边分别电连接。此相变化导桥具有一长度、一宽度与一厚度。此存储单元层形成步骤包括,减少在此存储单元层形成步骤中所使用的光阻掩模尺寸,使得此相变化导桥的宽度与长度各小于用以形成此相变化存储单元的最小照相平版印刷特征尺寸。
本发明所述的用于相变化只读存储器(PCRAM)器件的在存储单元中形成相变化导桥的方法,可用以制造其它微小的相变化栅极、导桥、或类似结构的器件。
以下详细说明本发明的结构与方法。本发明内容说明部分目的并非在于限定本发明。本发明由权利要求所限定。举本发明的实施例、特征、目的及优点等将可通过下列说明权利要求及附图获得充分了解。
附图说明
图1与图2分别为本发明相变化存储元件的简化立体图与简化剖面图。
图3-20示出用以制造如第1、图2的相变化存储元件的方法。
图3与图4示出用以制造图2的存储单元存取层的最后步骤。
图5与图6示出图4的存储单元存取层的替代实施例。
图7示出在图4的存储单元存取层之上,沉积相变化材料层与第一阻挡层。
图8与图9示出在第一阻挡层之上的第一光阻掩模的侧视图与顶视图。
图10与11示出将图8与图9的掩模进行修剪的结果。
图12示出将图10的掩模蚀刻的结果。
图13示出将图12的经修剪掩模移除的结果。
图14与15示出数个用以生成三开口区域的工艺步骤,此三开口区域由第二光阻掩模所界定。
图16与17示出第二光阻掩模经过修剪的结果。
图18示出利用此经修剪第二光阻掩模,向下蚀刻至存储单元存取层的上表面的结果。
图19示出图18的结构移除了第二光阻掩模的结果。
图20示出第一、第二与第三电极的生成,其分别具有图19的第一、第二与第三开口区域。
主要组件符号说明
10            相变化器件
12            存储单元存取层
14            衬底
16            存储单元层
18            第一存取晶体管
20            第二存取晶体管
21            掺杂层
22,24        漏极
26,28        源极
30,32        栅极
34            共同源极线
35,36        插头
38            上表面
40            介质薄膜层
42            第一电极
44            第二电极
46            第三电极
48,50        沟槽
52,54            相变化导桥
55                侧壁
56                宽度
58                厚度
60                长度
62                导电位线
64                分隔层
66                过孔
67                导电插头
68                源极插头
70                介质材料
71                相变化材料层
72                第一阻挡层
73                厚度
74                掩模
76                缩小掩模
78                第一尺寸
80,82            结构
84                第二阻挡层
86                第一分隔层
88                第二光阻掩模
90,92,94        开口区域
96                第二缩小掩模
98                第二尺寸
99,100           堆栈材料
108               表面
具体实施方式
后续的发明说明,会参照特定的结构实施例与方法。可以理解的是,本发明的范畴并不限于特定的实施例,而可利用其它特征、组件、方法与实施方式而实行。在各实施例中的类似元素,将以类似的标号指定。
图1与2为本发明实施例的相变化器件10的两个视图。器件10大致包括形成于衬底14之上的存储单元存取层12,以及形成于存取层12之上的存储单元层16。在此实施例中,存取层12包括形成于掺杂层21之中的第一与第二存取晶体管18,20。存取晶体管18,20包括第一与第二漏极22,24,第一与第二源极26,28,第一与第二多晶硅字线分别作为第一与第二栅极30,32,以及共同源极线34。共同源极线34接触至第一与第二源极26,28。若有需要,也可提供给另一独立源极线给第一与第二源极26,28。存取晶体管18,20通常为公知的,但并不必然。同时,存取层12可包括存取晶体管以外的存取器件。第一与第二插头35,36从存储单元存取层12的上表面38、通过介质薄膜层40而延伸到达掺杂层21。
存储单元层16包括与上表面38和第一插头35接触的第一电极42、与上表面38接触的第二电极44、以及与上表面38和第二插头36接触的第三电极46。第一与第二电极42,44由沟槽48所分隔,而第二与第三电极44,46则由沟槽50所分隔。第一与第二相变化导桥52,54形成于第一与第二沟槽48,50之间,并与上表面38和侧壁55接触,侧壁55界定了电极42,44,46。如图2所示,第一与第二相变化导桥52,54具有宽度56与厚度58。如图1所示,每一第一与第相变化导桥52,54具有长度60。典型地,二相变化导桥具有相同的宽度56、厚度58、以及长度60,但不必然如此。如下所详述,相变化导桥52,54的尺寸被最小化,以减少用以在低电阻的大致结晶态与高电阻的大致非晶态之间生成相变化所需要的电流。
存储单元层16包括了导体位线62,其以分隔层64而与电极42,44,46分隔,分隔层64典型地由介质材料如二氧化硅等所构成。导电插头67延伸通过过孔以将位线62电连接至第二电极44,过孔通过第二分隔层64。
接着参照至图3-20,公开了一种用以制造相变化存储元件的方法。存储单元存取层12典型地利用公知技术而制造。图3与图4示出用以制造存储单元存取层12的最后步骤。源极插头68,从上表面38而到达掺杂层21、介于第一与第二栅极30,32之间而形成。源极插头68邻近至上表面38的部分被移除,典型地通过蚀刻而移除,且被移除部分以介质材料70所填充。之后,上表面38受到化学机械研磨以使上表面适合进行存储单元层16的沉积。
图5示出了存储单元存取层12的一个替代实施例,其中共同源极线34为局部内连接共同源极线,其包括导电垫35,其用以通过在层40中所形成的过孔插头(未示)而允许低电阻存取共同源极线。图6示出了存储单元存取层12的另一实施例,其中共同源极线34作为埋入N+扩散源极线而生成。
图7示出了在图4的存储单元存取层12的上表面38上沉积相变化材料层71、以及第一阻挡层72(亦称为覆盖层)的结果,层72典型地为氮化硅氧阻挡层。相变化材料层71具有厚度73,其对应至图2的厚度58。层71较佳越薄越好,同时仍能维持适当的相变化导桥52,54特征。在此实施例中,层71,72的厚度均为约20纳米。在以如后述的公知相变化材料所构成时,厚度73较佳为约10至50纳米,且更佳不大于20纳米,其远小于用以形成掩模74(后述)的最小照相平版印刷特征尺寸(典型地约200纳米)。
图8与图9示出了在第一阻挡层72之上形成第一光阻掩模74的结果。掩模74典型地以平板印刷工艺所形成,且为形成相变化导桥52,54的工艺中所使用的第一个掩模。图10与图11示出了光阻氧等离子修剪步骤的结果,以生成缩小掩模76,其具有第一尺寸78,此第一尺寸对应至图1的长度60。第一尺寸78在此实施例中为约40纳米,远小于用以生成掩模74的最小照相平版印刷特征尺寸(典型地约为200纳米)。第一尺寸78较佳的为约10至50纳米,且更佳不大于约40纳米。图12示出了层71与72的未被缩小掩模76所覆盖部分的蚀刻结果。此步骤生成了第一相变化导桥结构80与第一阻挡层结构82,其形状与图11中的缩小掩模76相同。图13示出了移除该缩小掩模76的结果,留下结构80,82。
图14与15示出了数个工艺步骤的结果。第二阻挡层84(典型地由氮化硅所构成)沉积于结构82,80以及上表面38的外露部分之上。第一分隔层86(典型地由如二氧化硅的氧化物所构成)沉积于第二阻挡层84之上,在此实施例中,层86的厚度约为300纳米。第二光阻掩模88(典型地以平板印刷工艺形成)形成于第一分隔层86之上。掩模88具有第一、第二与第三开口区域90,92,94,其向下延伸至第一分隔层86。图16与17示出第二光阻氧等离子修剪步骤的结果,其用以生成第二缩小掩模96。由掩模96所界定的开口区域90,92,94大于由掩模88所界定的对应部分。此步骤使得掩模96具有第二尺寸98,其对应至图2的宽度56,此第二尺寸小于第二光阻氧等离子修剪步骤的最小照相平版印刷特征尺寸。在优选实施例中,第二尺寸98为约60纳米。第二尺寸98优选的为约10至100纳米,且更佳不大于约60纳米。
图18示出了氧化物反应离子蚀刻的蚀刻步骤结果,使得所有在开口区域90,92,94之内向下到达上表面38处的材料均被移除。用以蚀刻此氧化物第一分隔层86的蚀刻配方,在用来蚀刻氮化硅阻挡层82,84的时候、以及用在相变化导桥结构80时经过改变。此蚀刻步骤形成了第一与第二相变化导桥52,54。第一开口区域90接触至第一项转换导桥52,第二开口区域92接触至第一与第二相变化导桥52,54,而第三开口区域94接触至第二相变化导桥54。
图19绘示移除第二缩小掩模96而留下第一与第二堆栈材料99,100的结果。首先,彼此分隔的第一、第二与第三开口区域90,92,94至少部分被一第一导电材料所填充,以生成第一、第二与第三电极42,44,46,如图20所示。此步骤之后,接着进行化学机械研磨以生成表面108。第二分隔层64涂布至表面108,且过孔66形成为穿过层64,以接触至第二电极44。第二导电材料接着涂布至层64之上以及过孔66之中,以在此过孔之中生成插头67,并在层64之上形成位线62。所生成的相变化存储元件10如图1与图2所示。
在所述实施例中的电极42,44,46较佳为氮化钛或氮化钽。或者,这些器件可为氮化铝钛或氮化铝钽,或可包括如一个以上选自下列群组的元素:钛(Ti)、钨(W)、钼(Mo)、铝(Al)、钽(Ta)、铜(Cu)、铂(Pt)、铱(Ir)、镧(La)、镍(Ni)、以及钌(Ru)、及上述的合金。插头35,36,67典型地由钨所构成,而共同源极线34与位线62典型地由铜金属化所构成;其它类型的金属化如铝、氮化钛、与含钨金属等,也可以被使用。
存储单元的实施例包括以基于相变的存储材料所构成的导桥52,54,相变化材料可包括硫属化物为基础的材料以及其它材料。硫属化物包括下列四元素的任一种:氧(O)、硫(S)、硒(Se)、以及碲(Te),形成元素周期表上第VI族的部分。硫属化物包括将硫元素与正电性更大的元素或自由基结合而得。硫化合物合金包括将硫化合物与其它物质如过渡金属等结合。硫化合物合金通常包括一个以上选自元素周期表第六栏的元素,例如锗(Ge)以及锡(Sn)。通常,硫化合物合金包括下列元素中一个以上的复合物:锑(Sb)、镓(Ga)、铟(In)、以及银(Ag)。许多以相变化为基础的存储材料已经在技术文件中描述,包括下列合金:镓/锑、铟/锑、铟/硒、锑/碲、锗/碲、锗/锑/碲、铟/锑/碲、镓/硒/碲、锡/锑/碲、铟/锑/锗、银/铟/锑/碲、锗/锡/锑/蹄、锗/锑/硒/碲、以及碲/锗/锑/硫。在锗/锑/碲合金家族中,可以尝试大范围的合金成分。此成分可以下列特征式表示:TeaGebSb100-(a+b)。
一位研究员描述了最有用的合金为,在沉积材料中所包含的平均碲浓度远低于70%,典型地低于60%,并在一般型态合金中的碲含量范围从最低23%至最高58%,且优选介于48%至58%的碲含量。锗的浓度高于约5%,且其在材料中的平均范围从最低8%至最高30%,一般低于50%。最佳地,锗的浓度范围介于8%至40%。在此成分中所剩下的主要成分则为锑。上述百分比为原子百分比,其为所有组成元素加总为100%。(Ovshinky‘112专利,栏10~11)由另一研究者所评估的特殊合金包括Ge2Sb2Te5、GeSb2Te4、以及GeSb4Te7。(Noboru Yamada,”Potential of Ge-Sb-Te Phase-change Optical Disksfor High-Data-Rate Recording”,SPIE v.3109,pp.28-37(1997))更一般地,过渡金属如铬(Cr)、铁(Fe)、镍(Ni)、铌(Nb)、钯(Pd)、铂(Pt)、以及上述的混合物或合金,可与锗/锑/碲结合以形成相变化合金,其包括有可编程的电阻性质。可使用的存储材料的特殊范例,如Ovshinsky‘112专利中栏11-13所述,其范例在此列入参考。
相变化合金能在此单元有源信道区域内,依其位置顺序在材料为一般非晶状态的第一结构状态与为一般结晶固体状态的第二结构状态之间切换。这些合金至少为双稳态的。术语“非晶”用以指称相对较无次序的结构,其比单晶更无次序性,而带有可检测的特征,如比结晶态更高的电阻值。术语“结晶态”用以指称相对较有次序的结构,比非晶态更有次序,因此包括有可检测的特征,例如比非晶态更低的电阻值。典型地,相变化材料可电切换至完全结晶态与完全非晶态之间所有可检测的不同状态。其它受到非晶态与结晶态的改变而影响的材料特性中包括,原子次序、自由电子密度、以及活化能。此材料可切换成为不同的固态、或可切换成为由两种以上固态所形成的混合物,提供从非晶态至结晶态之间的灰度部分。此材料中的电性质也可能随之改变。
相变化合金可通过施加电脉冲而从一种相态切换至另一相态。先前观察指出,较短、较大幅度的脉冲倾向于将相变化材料的相态改变成大体为非晶态。较长、较低幅度的脉冲倾向于将相变化材料的相态改变成大体为结晶态。在较短、较大幅度脉冲中的能量够大,因此足以破坏结晶结构的键结,同时够短因此防止原子再次排列成结晶态。在没有不适当实验的情形下,可决定特别适用于特定相变化合金的适当脉冲量变曲线。在本文的后续部分,此相变化材料以GST代称,同时应该了解,也可使用其它类型的相变化材料。在本文中所描述的一种适用于PCRAM中的材料,为Ge2Sb2Te5。其它类型的相变化材料也可被使用。关于相变化随机存取存储元件的制造、器件材料、使用与操作等额外信息,请参照美国专利申请No.11/155,067,申请日为2005年6月17日,发明名称为”Thin Film Fuse Phase Change RamAnd Manufacturing Method”。
本发明实施例的优点,包括了用在重置与编程的电流被限定在一小体积内,允许了利用较低的重置电流与重置电能而实现高电流密度以及所生成的高局部加热效果。
虽然本发明已参照较佳实施例来加以描述,应该了解的是,本发明创作并不受限于其详细描述内容。替换方式及修改方式已在先前描述中所建议,并且其它替换方式及修改方式将为本领域的技术人员可想到的。特别是,根据本发明的结构与方法,所有具有实质上相同于本发明的构件结合而达成与本发明实质上相同结果的,皆不脱离本发明的精神范畴。因此,所有这些替换方式及修改方式旨在落入本发明于随附的权利要求及其等价物所界定的范畴中。任何在前文中提及的专利申请以及公开文本,均列为本案的参考。

Claims (18)

1.一种相变化存储元件,包括:
存储单元存取层;以及
存储单元层,可操作与该存储单元存取层连接,该存储单元层包括相变化存储单元,其经由照相平版印刷工艺所形成,该存储单元包括:
第一与第二电极,其分别具有第一与第二侧边,该第一与第二侧边相对并隔开;
相变化导桥,其位于该第一与第二侧边之间,并与该第一与第二侧边分别电连接;
该相变化导桥具有一长度、一宽度与一厚度,该宽度的测量介于该第一与第二侧边之间,且该长度的测量垂直于该宽度;以及
该宽度、该厚度、与该长度小于用以形成该相变化存储单元的最小照相平版印刷特征尺寸。
2.如权利要求1所述的器件,其中该相变化导桥具有二固态相,该二固态相通过电流而可逆地诱发。
3.如权利要求1所述的器件,其中该相变化导桥具有二固态相,其可逆地被施加至一个以上电极的电压可逆地诱发。
4.如权利要求1所述的器件,其中该相变化导桥具有至少二固态相,其包括大致非晶相与大致结晶相。
5.如权利要求1所述的器件,其中该相变化导桥包括存储材料,其包括合金,该合金包括锗、锑与碲的组合。
6.如权利要求1所述的器件,其中该相变化导桥包括选自下列群组的二者以上所组合的一合金:锗(、锑、碲、硒、铟、钛、镓、铋、锡、铜、钯、铅、银、硫、以及金(Au)的存储材料。
7.如权利要求1所述的器件,其中该第一与第二电极包括选自下列群组的一元素:钛、钨、钼、铝、钽、铜、铂、铱、镧、镍、以及钌,以及由上述元素所构成的合金。
8.如权利要求1所述的器件,其中该最小照相平版印刷特征尺寸约为200纳米。
9.如权利要求1所述的器件,其中该宽度约为10至100纳米。
10.如权利要求1所述的器件,其中该宽度不大于约60纳米。
11.如权利要求1所述的器件,其中该长度为约10至50纳米。
12.如权利要求1所述的器件,其中该长度不大于约40纳米。
13.如权利要求1所述的器件,其中该厚度为约10至50纳米。
14.如权利要求1所述的器件,其中该长度不大于约20纳米。
15.一种用以制造相变化存储元件的方法,包括:
在衬底上形成存储单元存取层,该存储单元存取层包括存取器件与上表面;
形成存储单元层,可操作与该存储单元存取层连接,其包括相变化存储单元,其由照相平版印刷形成,该存储单元包括:
第一与第二电极,其分别具有第一与第二侧边,该第一与第二侧边相对并隔开;
相变化导桥,其位于该第一与第二侧边之间,并与该第一与第二侧边分别电连接;
该相变化导桥具有一长度、一宽度与一厚度,该宽度的测量介于该第一与第二侧边之间,且该长度的测量垂直于该宽度;以及
该存储单元层的形成步骤包括,减少在该存储单元层形成步骤中所使用的光阻掩模尺寸,使得该相变化导桥的宽度与长度各小于用以形成该相变化存储单元的最小照相平版印刷特征尺寸。
16.如权利要求15所述的方法,其中该存储单元存取层形成步骤包括形成存取器件,其包括:源极、与该源极相关且与该上表面隔开的共同源极线、第一与第二漏极、与该第一漏极及该源极相关的第一栅极、与该第二漏极及该源极相关的第二栅极、以及第一与第二导体插头,该二导体插头分别从该上表面延伸至该第一与第二漏极。
17.一种用以制造相变化存储元件的方法,包括:
在衬底上形成存储单元存取层,该存储单元存取层包括存取器件与上表面;
在该上表面之上沉积相变化材料;
在该相变化材料层之上沉积第一阻挡层;
在该第一阻挡层之上形成第一光阻掩模上;
缩小该第一光阻掩模的尺寸,以生成第一缩小尺寸掩模,其具有第一尺寸,该第一尺寸小于在该第一光阻掩模形成步骤中的最小照相平版印刷特征尺寸;
蚀刻该第一阻挡层与该相变化材料层未被该缩小尺寸掩模所遮蔽的部分,以生成第一相变化导桥结构;
移除该缩小尺寸掩模;
在该第一相变化导桥结构与该上表面之上沉积第二阻挡层;
在该第二阻挡层之上沉积第一分隔层;
在该第一分隔层之上形成第二光阻掩模;
缩小该第二光阻掩模的尺寸以形成第二缩小尺寸掩模,其具有第二尺寸,该第二尺寸小于在该第二光阻掩模形成步骤中的最小特征尺寸;
针对所有材料未被该第二缩小尺寸掩模所覆盖的部分向下蚀刻至该上表面,以形成第一与第二相变化导桥,该二相变化导桥彼此分隔;
移除该第二缩小尺寸掩模以形成第一与第二堆栈材料,该第一与第二堆栈材料包括该第一与第二相变化导桥并限定第一开口区域、第二开口区域以及第三开口区域,该第一开口区域接触至该第一相变化导桥、该第二开口区域接触至该第一与第二相变化导桥、该第三开口区域接触至该第二相变化导桥,且该第一、第二、及第三开口区域彼此分隔;
以第一导电材料填入至该第一、第二与第三开口区域,以生成:
第一电极,其具有接触至该第一相变化导桥的第一侧边;
第二电极,其具有接触至该第一与第二相变化导桥的侧边;以及
第三电极,其接触至该第二相变化导桥;
在这些电极与这些堆栈材料之上涂布第二分隔层;
形成一过孔,其穿透该第二分隔层以在选定电极上形成开口;以及
在该第二分隔层之上与该过孔之中涂布第二导电材料。
18.如权利要求17所述的方法,其中该存储单元存取层形成步骤包括形成存取器件,其包括:源极、与该源极相关且与该上表面隔开的共同源极线、第一与第二漏极、与该第一漏极及该源极相关的第一栅极、与该第二漏极及该源极相关的第二栅极、以及第一与第二导体插头,该二导体插头分别从该上表面延伸至该第一与第二漏极。
CNB2006101447840A 2005-11-15 2006-11-14 相变化存储元件及其制造方法 Active CN100502081C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US73672205P 2005-11-15 2005-11-15
US60/736,722 2005-11-15
US11/459,106 2006-07-21

Publications (2)

Publication Number Publication Date
CN1971962A true CN1971962A (zh) 2007-05-30
CN100502081C CN100502081C (zh) 2009-06-17

Family

ID=38112652

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006101447840A Active CN100502081C (zh) 2005-11-15 2006-11-14 相变化存储元件及其制造方法

Country Status (3)

Country Link
US (1) US7450411B2 (zh)
CN (1) CN100502081C (zh)
TW (1) TWI329922B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103680606A (zh) * 2012-08-29 2014-03-26 国际商业机器公司 半导体堆叠

Families Citing this family (116)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6612695B2 (en) * 2001-11-07 2003-09-02 Michael Waters Lighted reading glasses
US7425735B2 (en) * 2003-02-24 2008-09-16 Samsung Electronics Co., Ltd. Multi-layer phase-changeable memory devices
US7608503B2 (en) * 2004-11-22 2009-10-27 Macronix International Co., Ltd. Side wall active pin memory and manufacturing method
US7696503B2 (en) 2005-06-17 2010-04-13 Macronix International Co., Ltd. Multi-level memory cell having phase change element and asymmetrical thermal boundary
US7786460B2 (en) 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7394088B2 (en) * 2005-11-15 2008-07-01 Macronix International Co., Ltd. Thermally contained/insulated phase change memory device and method (combined)
US7635855B2 (en) 2005-11-15 2009-12-22 Macronix International Co., Ltd. I-shaped phase change memory cell
US7414258B2 (en) 2005-11-16 2008-08-19 Macronix International Co., Ltd. Spacer electrode small pin phase change memory RAM and manufacturing method
US7829876B2 (en) * 2005-11-21 2010-11-09 Macronix International Co., Ltd. Vacuum cell thermal isolation for a phase change memory device
CN100524878C (zh) * 2005-11-21 2009-08-05 旺宏电子股份有限公司 具有空气绝热单元的可编程电阻材料存储阵列
US7479649B2 (en) * 2005-11-21 2009-01-20 Macronix International Co., Ltd. Vacuum jacketed electrode for phase change memory element
US7449710B2 (en) 2005-11-21 2008-11-11 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
US7599217B2 (en) * 2005-11-22 2009-10-06 Macronix International Co., Ltd. Memory cell device and manufacturing method
US7459717B2 (en) 2005-11-28 2008-12-02 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7688619B2 (en) 2005-11-28 2010-03-30 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7521364B2 (en) * 2005-12-02 2009-04-21 Macronix Internation Co., Ltd. Surface topology improvement method for plug surface areas
US7531825B2 (en) * 2005-12-27 2009-05-12 Macronix International Co., Ltd. Method for forming self-aligned thermal isolation cell for a variable resistance memory array
US8062833B2 (en) 2005-12-30 2011-11-22 Macronix International Co., Ltd. Chalcogenide layer etching method
US7741636B2 (en) 2006-01-09 2010-06-22 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US20070158632A1 (en) * 2006-01-09 2007-07-12 Macronix International Co., Ltd. Method for Fabricating a Pillar-Shaped Phase Change Memory Element
US7560337B2 (en) * 2006-01-09 2009-07-14 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7432206B2 (en) * 2006-01-24 2008-10-07 Macronix International Co., Ltd. Self-aligned manufacturing method, and manufacturing method for thin film fuse phase change ram
US7956358B2 (en) 2006-02-07 2011-06-07 Macronix International Co., Ltd. I-shaped phase change memory cell with thermal isolation
US7554144B2 (en) 2006-04-17 2009-06-30 Macronix International Co., Ltd. Memory device and manufacturing method
US7928421B2 (en) * 2006-04-21 2011-04-19 Macronix International Co., Ltd. Phase change memory cell with vacuum spacer
US7423300B2 (en) * 2006-05-24 2008-09-09 Macronix International Co., Ltd. Single-mask phase change memory element
US7696506B2 (en) 2006-06-27 2010-04-13 Macronix International Co., Ltd. Memory cell with memory material insulation and manufacturing method
US7785920B2 (en) * 2006-07-12 2010-08-31 Macronix International Co., Ltd. Method for making a pillar-type phase change memory element
US7772581B2 (en) * 2006-09-11 2010-08-10 Macronix International Co., Ltd. Memory device having wide area phase change element and small electrode contact area
US7504653B2 (en) 2006-10-04 2009-03-17 Macronix International Co., Ltd. Memory cell device with circumferentially-extending memory element
US7863655B2 (en) 2006-10-24 2011-01-04 Macronix International Co., Ltd. Phase change memory cells with dual access devices
US7476587B2 (en) 2006-12-06 2009-01-13 Macronix International Co., Ltd. Method for making a self-converged memory material element for memory cell
US7682868B2 (en) * 2006-12-06 2010-03-23 Macronix International Co., Ltd. Method for making a keyhole opening during the manufacture of a memory cell
US20080137400A1 (en) * 2006-12-06 2008-06-12 Macronix International Co., Ltd. Phase Change Memory Cell with Thermal Barrier and Method for Fabricating the Same
US7864568B2 (en) * 2006-12-07 2011-01-04 Renesas Electronics Corporation Semiconductor storage device
US7903447B2 (en) * 2006-12-13 2011-03-08 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on programmable resistive memory cell
US8344347B2 (en) * 2006-12-15 2013-01-01 Macronix International Co., Ltd. Multi-layer electrode structure
US7718989B2 (en) 2006-12-28 2010-05-18 Macronix International Co., Ltd. Resistor random access memory cell device
US7440315B2 (en) * 2007-01-09 2008-10-21 Macronix International Co., Ltd. Method, apparatus and computer program product for stepped reset programming process on programmable resistive memory cell
US7433226B2 (en) * 2007-01-09 2008-10-07 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on multiple programmable resistive memory cell
US7462858B2 (en) * 2007-01-29 2008-12-09 International Business Machines Corporation Fabrication of phase change memory element with phase-change electrodes using conformal deposition
US7456460B2 (en) * 2007-01-29 2008-11-25 International Business Machines Corporation Phase change memory element and method of making the same
US7663135B2 (en) 2007-01-31 2010-02-16 Macronix International Co., Ltd. Memory cell having a side electrode contact
US7619311B2 (en) 2007-02-02 2009-11-17 Macronix International Co., Ltd. Memory cell device with coplanar electrode surface and method
US7701759B2 (en) 2007-02-05 2010-04-20 Macronix International Co., Ltd. Memory cell device and programming methods
US7463512B2 (en) * 2007-02-08 2008-12-09 Macronix International Co., Ltd. Memory element with reduced-current phase change element
US8138028B2 (en) * 2007-02-12 2012-03-20 Macronix International Co., Ltd Method for manufacturing a phase change memory device with pillar bottom electrode
US7884343B2 (en) 2007-02-14 2011-02-08 Macronix International Co., Ltd. Phase change memory cell with filled sidewall memory element and method for fabricating the same
US7956344B2 (en) 2007-02-27 2011-06-07 Macronix International Co., Ltd. Memory cell with memory element contacting ring-shaped upper end of bottom electrode
US7786461B2 (en) 2007-04-03 2010-08-31 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US8610098B2 (en) * 2007-04-06 2013-12-17 Macronix International Co., Ltd. Phase change memory bridge cell with diode isolation device
US7755076B2 (en) 2007-04-17 2010-07-13 Macronix International Co., Ltd. 4F2 self align side wall active phase change memory
US8513637B2 (en) * 2007-07-13 2013-08-20 Macronix International Co., Ltd. 4F2 self align fin bottom electrodes FET drive phase change memory
US7777215B2 (en) 2007-07-20 2010-08-17 Macronix International Co., Ltd. Resistive memory structure with buffer layer
US7884342B2 (en) * 2007-07-31 2011-02-08 Macronix International Co., Ltd. Phase change memory bridge cell
US7729161B2 (en) 2007-08-02 2010-06-01 Macronix International Co., Ltd. Phase change memory with dual word lines and source lines and method of operating same
US9018615B2 (en) * 2007-08-03 2015-04-28 Macronix International Co., Ltd. Resistor random access memory structure having a defined small area of electrical contact
US7642125B2 (en) * 2007-09-14 2010-01-05 Macronix International Co., Ltd. Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing
US8178386B2 (en) 2007-09-14 2012-05-15 Macronix International Co., Ltd. Phase change memory cell array with self-converged bottom electrode and method for manufacturing
US7551473B2 (en) * 2007-10-12 2009-06-23 Macronix International Co., Ltd. Programmable resistive memory with diode structure
US7919766B2 (en) 2007-10-22 2011-04-05 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US7804083B2 (en) * 2007-11-14 2010-09-28 Macronix International Co., Ltd. Phase change memory cell including a thermal protect bottom electrode and manufacturing methods
US7646631B2 (en) * 2007-12-07 2010-01-12 Macronix International Co., Ltd. Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods
US7879643B2 (en) * 2008-01-18 2011-02-01 Macronix International Co., Ltd. Memory cell with memory element contacting an inverted T-shaped bottom electrode
US7879645B2 (en) 2008-01-28 2011-02-01 Macronix International Co., Ltd. Fill-in etching free pore device
US8158965B2 (en) 2008-02-05 2012-04-17 Macronix International Co., Ltd. Heating center PCRAM structure and methods for making
US7491573B1 (en) 2008-03-13 2009-02-17 International Business Machines Corporation Phase change materials for applications that require fast switching and high endurance
US8084842B2 (en) 2008-03-25 2011-12-27 Macronix International Co., Ltd. Thermally stabilized electrode structure
US8030634B2 (en) * 2008-03-31 2011-10-04 Macronix International Co., Ltd. Memory array with diode driver and method for fabricating the same
US7825398B2 (en) 2008-04-07 2010-11-02 Macronix International Co., Ltd. Memory cell having improved mechanical stability
US7791057B2 (en) 2008-04-22 2010-09-07 Macronix International Co., Ltd. Memory cell having a buried phase change region and method for fabricating the same
US8077505B2 (en) 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
US7701750B2 (en) 2008-05-08 2010-04-20 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US8415651B2 (en) 2008-06-12 2013-04-09 Macronix International Co., Ltd. Phase change memory cell having top and bottom sidewall contacts
US8134857B2 (en) 2008-06-27 2012-03-13 Macronix International Co., Ltd. Methods for high speed reading operation of phase change memory and device employing same
US7932506B2 (en) 2008-07-22 2011-04-26 Macronix International Co., Ltd. Fully self-aligned pore-type memory cell having diode access device
US7903457B2 (en) 2008-08-19 2011-03-08 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US7719913B2 (en) 2008-09-12 2010-05-18 Macronix International Co., Ltd. Sensing circuit for PCRAM applications
US8324605B2 (en) 2008-10-02 2012-12-04 Macronix International Co., Ltd. Dielectric mesh isolated phase change structure for phase change memory
US7897954B2 (en) 2008-10-10 2011-03-01 Macronix International Co., Ltd. Dielectric-sandwiched pillar memory device
US8036014B2 (en) 2008-11-06 2011-10-11 Macronix International Co., Ltd. Phase change memory program method without over-reset
US8907316B2 (en) 2008-11-07 2014-12-09 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions
US8664689B2 (en) 2008-11-07 2014-03-04 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions
US7869270B2 (en) 2008-12-29 2011-01-11 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US8089137B2 (en) 2009-01-07 2012-01-03 Macronix International Co., Ltd. Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US8107283B2 (en) 2009-01-12 2012-01-31 Macronix International Co., Ltd. Method for setting PCRAM devices
US8030635B2 (en) 2009-01-13 2011-10-04 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8064247B2 (en) 2009-01-14 2011-11-22 Macronix International Co., Ltd. Rewritable memory device based on segregation/re-absorption
US8933536B2 (en) 2009-01-22 2015-01-13 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US8084760B2 (en) * 2009-04-20 2011-12-27 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US8173987B2 (en) 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8097871B2 (en) 2009-04-30 2012-01-17 Macronix International Co., Ltd. Low operational current phase change memory structures
US7933139B2 (en) 2009-05-15 2011-04-26 Macronix International Co., Ltd. One-transistor, one-resistor, one-capacitor phase change memory
US7968876B2 (en) 2009-05-22 2011-06-28 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US8350316B2 (en) * 2009-05-22 2013-01-08 Macronix International Co., Ltd. Phase change memory cells having vertical channel access transistor and memory plane
US8809829B2 (en) 2009-06-15 2014-08-19 Macronix International Co., Ltd. Phase change memory having stabilized microstructure and manufacturing method
US8406033B2 (en) 2009-06-22 2013-03-26 Macronix International Co., Ltd. Memory device and method for sensing and fixing margin cells
US8238149B2 (en) 2009-06-25 2012-08-07 Macronix International Co., Ltd. Methods and apparatus for reducing defect bits in phase change memory
US8363463B2 (en) 2009-06-25 2013-01-29 Macronix International Co., Ltd. Phase change memory having one or more non-constant doping profiles
US8198619B2 (en) 2009-07-15 2012-06-12 Macronix International Co., Ltd. Phase change memory cell structure
US7894254B2 (en) 2009-07-15 2011-02-22 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US8110822B2 (en) 2009-07-15 2012-02-07 Macronix International Co., Ltd. Thermal protect PCRAM structure and methods for making
US8064248B2 (en) 2009-09-17 2011-11-22 Macronix International Co., Ltd. 2T2R-1T1R mix mode phase change memory array
US8178387B2 (en) 2009-10-23 2012-05-15 Macronix International Co., Ltd. Methods for reducing recrystallization time for a phase change material
US8729521B2 (en) 2010-05-12 2014-05-20 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8310864B2 (en) 2010-06-15 2012-11-13 Macronix International Co., Ltd. Self-aligned bit line under word line memory array
US8395935B2 (en) 2010-10-06 2013-03-12 Macronix International Co., Ltd. Cross-point self-aligned reduced cell size phase change memory
US8497705B2 (en) 2010-11-09 2013-07-30 Macronix International Co., Ltd. Phase change device for interconnection of programmable logic device
US8467238B2 (en) 2010-11-15 2013-06-18 Macronix International Co., Ltd. Dynamic pulse operation for phase change memory
US8932900B2 (en) * 2011-08-24 2015-01-13 Taiwan Semiconductor Manufacturing Company, Ltd. Phase change memory and method of fabricating same
US8941110B2 (en) * 2011-11-17 2015-01-27 International Business Machines Corporation E-fuses containing at least one underlying tungsten contact for programming
US8987700B2 (en) 2011-12-02 2015-03-24 Macronix International Co., Ltd. Thermally confined electrode for programmable resistance memory
US9336879B2 (en) 2014-01-24 2016-05-10 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9159412B1 (en) 2014-07-15 2015-10-13 Macronix International Co., Ltd. Staggered write and verify for phase change memory
US9672906B2 (en) 2015-06-19 2017-06-06 Macronix International Co., Ltd. Phase change memory with inter-granular switching

Family Cites Families (142)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3271591A (en) 1963-09-20 1966-09-06 Energy Conversion Devices Inc Symmetrical current controlling device
US3530441A (en) 1969-01-15 1970-09-22 Energy Conversion Devices Inc Method and apparatus for storing and retrieving information
IL61678A (en) 1979-12-13 1984-04-30 Energy Conversion Devices Inc Programmable cell and programmable electronic arrays comprising such cells
US4719594A (en) 1984-11-01 1988-01-12 Energy Conversion Devices, Inc. Grooved optical data storage device including a chalcogenide memory layer
US4876220A (en) 1986-05-16 1989-10-24 Actel Corporation Method of making programmable low impedance interconnect diode element
JP2685770B2 (ja) * 1987-12-28 1997-12-03 株式会社東芝 不揮発性半導体記憶装置
US5534712A (en) 1991-01-18 1996-07-09 Energy Conversion Devices, Inc. Electrically erasable memory elements characterized by reduced current and improved thermal stability
US5166758A (en) 1991-01-18 1992-11-24 Energy Conversion Devices, Inc. Electrically erasable phase change memory
US5177567A (en) 1991-07-19 1993-01-05 Energy Conversion Devices, Inc. Thin-film structure for chalcogenide electrical switching devices and process therefor
JP2825031B2 (ja) * 1991-08-06 1998-11-18 日本電気株式会社 半導体メモリ装置
US5166096A (en) 1991-10-29 1992-11-24 International Business Machines Corporation Process for fabricating self-aligned contact studs for semiconductor structures
US5958358A (en) * 1992-07-08 1999-09-28 Yeda Research And Development Co., Ltd. Oriented polycrystalline thin films of transition metal chalcogenides
JP2884962B2 (ja) * 1992-10-30 1999-04-19 日本電気株式会社 半導体メモリ
US5515488A (en) * 1994-08-30 1996-05-07 Xerox Corporation Method and apparatus for concurrent graphical visualization of a database search and its search history
US5785828A (en) 1994-12-13 1998-07-28 Ricoh Company, Ltd. Sputtering target for producing optical recording medium
US5869843A (en) 1995-06-07 1999-02-09 Micron Technology, Inc. Memory array having a multi-state element and method for forming such array or cells thereof
US5789758A (en) 1995-06-07 1998-08-04 Micron Technology, Inc. Chalcogenide memory cell with a plurality of chalcogenide electrodes
US6420725B1 (en) 1995-06-07 2002-07-16 Micron Technology, Inc. Method and apparatus for forming an integrated circuit electrode having a reduced contact area
US5831276A (en) 1995-06-07 1998-11-03 Micron Technology, Inc. Three-dimensional container diode for use with multi-state material in a non-volatile memory cell
US5879955A (en) 1995-06-07 1999-03-09 Micron Technology, Inc. Method for fabricating an array of ultra-small pores for chalcogenide memory cells
US5837564A (en) 1995-11-01 1998-11-17 Micron Technology, Inc. Method for optimal crystallization to obtain high electrical performance from chalcogenides
US5687112A (en) 1996-04-19 1997-11-11 Energy Conversion Devices, Inc. Multibit single cell memory element having tapered contact
US6025220A (en) 1996-06-18 2000-02-15 Micron Technology, Inc. Method of forming a polysilicon diode and devices incorporating such diode
US5866928A (en) * 1996-07-16 1999-02-02 Micron Technology, Inc. Single digit line with cell contact interconnect
US5985698A (en) 1996-07-22 1999-11-16 Micron Technology, Inc. Fabrication of three dimensional container diode for use with multi-state material in a non-volatile memory cell
US5789277A (en) 1996-07-22 1998-08-04 Micron Technology, Inc. Method of making chalogenide memory device
US5814527A (en) 1996-07-22 1998-09-29 Micron Technology, Inc. Method of making small pores defined by a disposable internal spacer for use in chalcogenide memories
US5998244A (en) 1996-08-22 1999-12-07 Micron Technology, Inc. Memory cell incorporating a chalcogenide element and method of making same
US6147395A (en) 1996-10-02 2000-11-14 Micron Technology, Inc. Method for fabricating a small area of contact between electrodes
US6087674A (en) * 1996-10-28 2000-07-11 Energy Conversion Devices, Inc. Memory element with memory material comprising phase-change material and dielectric material
US6015977A (en) 1997-01-28 2000-01-18 Micron Technology, Inc. Integrated circuit memory cell having a small active area and method of forming same
US5952671A (en) 1997-05-09 1999-09-14 Micron Technology, Inc. Small electrode for a chalcogenide switching device and method for fabricating same
US6031287A (en) 1997-06-18 2000-02-29 Micron Technology, Inc. Contact structure and memory element incorporating the same
US5902704A (en) * 1997-07-02 1999-05-11 Lsi Logic Corporation Process for forming photoresist mask over integrated circuit structures with critical dimension control
US6768165B1 (en) 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US6617192B1 (en) 1997-10-01 2003-09-09 Ovonyx, Inc. Electrically programmable memory element with multi-regioned contact
US7023009B2 (en) * 1997-10-01 2006-04-04 Ovonyx, Inc. Electrically programmable memory element with improved contacts
US6087269A (en) * 1998-04-20 2000-07-11 Advanced Micro Devices, Inc. Method of making an interconnect using a tungsten hard mask
US6372651B1 (en) * 1998-07-17 2002-04-16 Advanced Micro Devices, Inc. Method for trimming a photoresist pattern line for memory gate etching
US6034882A (en) 1998-11-16 2000-03-07 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6483736B2 (en) 1998-11-16 2002-11-19 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6351406B1 (en) 1998-11-16 2002-02-26 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6177317B1 (en) 1999-04-14 2001-01-23 Macronix International Co., Ltd. Method of making nonvolatile memory devices having reduced resistance diffusion regions
US6077674A (en) * 1999-10-27 2000-06-20 Agilent Technologies Inc. Method of producing oligonucleotide arrays with features of high purity
US6314014B1 (en) 1999-12-16 2001-11-06 Ovonyx, Inc. Programmable resistance memory arrays with reference cells
US6937637B1 (en) * 2000-02-01 2005-08-30 Research Investment Network, Inc. Semiconductor laser and associated drive circuit substrate
US6420216B1 (en) 2000-03-14 2002-07-16 International Business Machines Corporation Fuse processing using dielectric planarization pillars
US6420215B1 (en) 2000-04-28 2002-07-16 Matrix Semiconductor, Inc. Three-dimensional memory array and method of fabrication
US6888750B2 (en) * 2000-04-28 2005-05-03 Matrix Semiconductor, Inc. Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
US6501111B1 (en) 2000-06-30 2002-12-31 Intel Corporation Three-dimensional (3D) programmable device
US6440837B1 (en) 2000-07-14 2002-08-27 Micron Technology, Inc. Method of forming a contact structure in a semiconductor device
US6563156B2 (en) 2001-03-15 2003-05-13 Micron Technology, Inc. Memory elements and methods for making same
US6456525B1 (en) * 2000-09-15 2002-09-24 Hewlett-Packard Company Short-tolerant resistive cross point array
US6555860B2 (en) 2000-09-29 2003-04-29 Intel Corporation Compositionally modified resistive electrode
US6429064B1 (en) 2000-09-29 2002-08-06 Intel Corporation Reduced contact area of sidewall conductor
US6567293B1 (en) 2000-09-29 2003-05-20 Ovonyx, Inc. Single level metal memory cell using chalcogenide cladding
US6339544B1 (en) 2000-09-29 2002-01-15 Intel Corporation Method to enhance performance of thermal resistor device
US6569705B2 (en) 2000-12-21 2003-05-27 Intel Corporation Metal structure for a phase-change memory device
US6627530B2 (en) * 2000-12-22 2003-09-30 Matrix Semiconductor, Inc. Patterning three dimensional structures
TW490675B (en) 2000-12-22 2002-06-11 Macronix Int Co Ltd Control method of multi-stated NROM
US6271090B1 (en) 2000-12-22 2001-08-07 Macronix International Co., Ltd. Method for manufacturing flash memory device with dual floating gates and two bits per cell
US6534781B2 (en) 2000-12-26 2003-03-18 Ovonyx, Inc. Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact
KR100574715B1 (ko) * 2001-01-30 2006-04-28 가부시키가이샤 히타치세이사쿠쇼 반도체 집적 회로 장치
US6487114B2 (en) 2001-02-28 2002-11-26 Macronix International Co., Ltd. Method of reading two-bit memories of NROM cell
US6730928B2 (en) * 2001-05-09 2004-05-04 Science Applications International Corporation Phase change switches and circuits coupling to electromagnetic waves containing phase change switches
US6514788B2 (en) 2001-05-29 2003-02-04 Bae Systems Information And Electronic Systems Integration Inc. Method for manufacturing contacts for a Chalcogenide memory device
US6613604B2 (en) 2001-08-02 2003-09-02 Ovonyx, Inc. Method for making small pore for use in programmable resistance memory element
US6589714B2 (en) 2001-06-26 2003-07-08 Ovonyx, Inc. Method for making programmable resistance memory element using silylated photoresist
US6511867B2 (en) 2001-06-30 2003-01-28 Ovonyx, Inc. Utilizing atomic layer deposition for programmable device
US6673700B2 (en) 2001-06-30 2004-01-06 Ovonyx, Inc. Reduced area intersection between electrode and programming element
US6605527B2 (en) 2001-06-30 2003-08-12 Intel Corporation Reduced area intersection between electrode and programming element
US6643165B2 (en) * 2001-07-25 2003-11-04 Nantero, Inc. Electromechanical memory having cell selection circuitry constructed with nanotube technology
US6709958B2 (en) * 2001-08-30 2004-03-23 Micron Technology, Inc. Integrated circuit device and fabrication using metal-doped chalcogenide materials
US6586761B2 (en) 2001-09-07 2003-07-01 Intel Corporation Phase change material memory device
US6800563B2 (en) * 2001-10-11 2004-10-05 Ovonyx, Inc. Forming tapered lower electrode phase-change memories
US6566700B2 (en) 2001-10-11 2003-05-20 Ovonyx, Inc. Carbon-containing interfacial layer for phase-change memory
US6545903B1 (en) 2001-12-17 2003-04-08 Texas Instruments Incorporated Self-aligned resistive plugs for forming memory cell with phase change material
US6512241B1 (en) 2001-12-31 2003-01-28 Intel Corporation Phase change material memory device
US6972430B2 (en) * 2002-02-20 2005-12-06 Stmicroelectronics S.R.L. Sublithographic contact structure, phase change memory cell with optimized heater shape, and manufacturing method thereof
US7122281B2 (en) * 2002-02-26 2006-10-17 Synopsys, Inc. Critical dimension control using full phase and trim masks
JP3796457B2 (ja) 2002-02-28 2006-07-12 富士通株式会社 不揮発性半導体記憶装置
US6579760B1 (en) 2002-03-28 2003-06-17 Macronix International Co., Ltd. Self-aligned, programmable phase change memory
US6620715B1 (en) * 2002-03-29 2003-09-16 Cypress Semiconductor Corp. Method for forming sub-critical dimension structures in an integrated circuit
US6864500B2 (en) * 2002-04-10 2005-03-08 Micron Technology, Inc. Programmable conductor memory cell structure
US6605821B1 (en) 2002-05-10 2003-08-12 Hewlett-Packard Development Company, L.P. Phase change material electronic memory structure and method for forming
US6864503B2 (en) * 2002-08-09 2005-03-08 Macronix International Co., Ltd. Spacer chalcogenide memory method and device
US6850432B2 (en) * 2002-08-20 2005-02-01 Macronix International Co., Ltd. Laser programmable electrically readable phase-change memory method and device
JP4133141B2 (ja) 2002-09-10 2008-08-13 株式会社エンプラス 電気部品用ソケット
JP4190238B2 (ja) * 2002-09-13 2008-12-03 株式会社ルネサステクノロジ 不揮発性半導体記憶装置
JP4928045B2 (ja) * 2002-10-31 2012-05-09 大日本印刷株式会社 相変化型メモリ素子およびその製造方法
US6744088B1 (en) 2002-12-13 2004-06-01 Intel Corporation Phase change memory device on a planar composite layer
US6791102B2 (en) 2002-12-13 2004-09-14 Intel Corporation Phase change memory
KR101009891B1 (ko) * 2003-01-31 2011-01-20 엔엑스피 비 브이 자기 저항 메모리 셀, 자기 저항 메모리 셀의 매트릭스,자기 저항 메모리 셀의 매트릭스에 값을 기록하는 방법 및자기 저항 메모리 셀 제조 방법
US7067865B2 (en) * 2003-06-06 2006-06-27 Macronix International Co., Ltd. High density chalcogenide memory cells
US7893419B2 (en) * 2003-08-04 2011-02-22 Intel Corporation Processing phase change material to improve programming speed
US6815704B1 (en) 2003-09-04 2004-11-09 Silicon Storage Technology, Inc. Phase change memory device employing thermally insulating voids
DE10345455A1 (de) * 2003-09-30 2005-05-04 Infineon Technologies Ag Verfahren zum Erzeugen einer Hartmaske und Hartmasken-Anordnung
US6808991B1 (en) * 2003-11-19 2004-10-26 Macronix International Co., Ltd. Method for forming twin bit cell flash memory
JP4124743B2 (ja) * 2004-01-21 2008-07-23 株式会社ルネサステクノロジ 相変化メモリ
KR100564608B1 (ko) * 2004-01-29 2006-03-28 삼성전자주식회사 상변화 메모리 소자
JP4529493B2 (ja) * 2004-03-12 2010-08-25 株式会社日立製作所 半導体装置
DE102004014487A1 (de) * 2004-03-24 2005-11-17 Infineon Technologies Ag Speicherbauelement mit in isolierendes Material eingebettetem, aktiven Material
DE102004041330B3 (de) * 2004-08-26 2006-03-16 Infineon Technologies Ag Speicherschaltung mit ein Widerstandsspeicherelement aufweisenden Speicherzellen
US7365385B2 (en) * 2004-08-30 2008-04-29 Micron Technology, Inc. DRAM layout with vertical FETs and method of formation
US7608503B2 (en) * 2004-11-22 2009-10-27 Macronix International Co., Ltd. Side wall active pin memory and manufacturing method
KR100827653B1 (ko) * 2004-12-06 2008-05-07 삼성전자주식회사 상변화 기억 셀들 및 그 제조방법들
US7220983B2 (en) * 2004-12-09 2007-05-22 Macronix International Co., Ltd. Self-aligned small contact phase-change memory method and device
US7419771B2 (en) * 2005-01-11 2008-09-02 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming a finely patterned resist
US7214958B2 (en) * 2005-02-10 2007-05-08 Infineon Technologies Ag Phase change memory cell with high read margin at low power operation
US7166533B2 (en) * 2005-04-08 2007-01-23 Infineon Technologies, Ag Phase change memory cell defined by a pattern shrink material process
US7514367B2 (en) * 2005-06-17 2009-04-07 Macronix International Co., Ltd. Method for manufacturing a narrow structure on an integrated circuit
US7238994B2 (en) * 2005-06-17 2007-07-03 Macronix International Co., Ltd. Thin film plate phase change ram circuit and manufacturing method
US7514288B2 (en) * 2005-06-17 2009-04-07 Macronix International Co., Ltd. Manufacturing methods for thin film fuse phase change ram
US7598512B2 (en) * 2005-06-17 2009-10-06 Macronix International Co., Ltd. Thin film fuse phase change cell with thermal isolation layer and manufacturing method
US8237140B2 (en) * 2005-06-17 2012-08-07 Macronix International Co., Ltd. Self-aligned, embedded phase change RAM
US7534647B2 (en) * 2005-06-17 2009-05-19 Macronix International Co., Ltd. Damascene phase change RAM and manufacturing method
US7321130B2 (en) * 2005-06-17 2008-01-22 Macronix International Co., Ltd. Thin film fuse phase change RAM and manufacturing method
US20070111429A1 (en) * 2005-11-14 2007-05-17 Macronix International Co., Ltd. Method of manufacturing a pipe shaped phase change memory
US7397060B2 (en) * 2005-11-14 2008-07-08 Macronix International Co., Ltd. Pipe shaped phase change memory
US7394088B2 (en) * 2005-11-15 2008-07-01 Macronix International Co., Ltd. Thermally contained/insulated phase change memory device and method (combined)
US7635855B2 (en) * 2005-11-15 2009-12-22 Macronix International Co., Ltd. I-shaped phase change memory cell
US7786460B2 (en) * 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7414258B2 (en) * 2005-11-16 2008-08-19 Macronix International Co., Ltd. Spacer electrode small pin phase change memory RAM and manufacturing method
US7479649B2 (en) * 2005-11-21 2009-01-20 Macronix International Co., Ltd. Vacuum jacketed electrode for phase change memory element
US7449710B2 (en) * 2005-11-21 2008-11-11 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
US7507986B2 (en) * 2005-11-21 2009-03-24 Macronix International Co., Ltd. Thermal isolation for an active-sidewall phase change memory cell
US7829876B2 (en) * 2005-11-21 2010-11-09 Macronix International Co., Ltd. Vacuum cell thermal isolation for a phase change memory device
US7599217B2 (en) * 2005-11-22 2009-10-06 Macronix International Co., Ltd. Memory cell device and manufacturing method
US7459717B2 (en) * 2005-11-28 2008-12-02 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7688619B2 (en) * 2005-11-28 2010-03-30 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7605079B2 (en) * 2005-12-05 2009-10-20 Macronix International Co., Ltd. Manufacturing method for phase change RAM with electrode layer process
US7642539B2 (en) * 2005-12-13 2010-01-05 Macronix International Co., Ltd. Thin film fuse phase change cell with thermal isolation pad and manufacturing method
US7531825B2 (en) * 2005-12-27 2009-05-12 Macronix International Co., Ltd. Method for forming self-aligned thermal isolation cell for a variable resistance memory array
US8062833B2 (en) * 2005-12-30 2011-11-22 Macronix International Co., Ltd. Chalcogenide layer etching method
US7741636B2 (en) * 2006-01-09 2010-06-22 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US20070158632A1 (en) * 2006-01-09 2007-07-12 Macronix International Co., Ltd. Method for Fabricating a Pillar-Shaped Phase Change Memory Element
US7560337B2 (en) * 2006-01-09 2009-07-14 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7595218B2 (en) * 2006-01-09 2009-09-29 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7825396B2 (en) * 2006-01-11 2010-11-02 Macronix International Co., Ltd. Self-align planerized bottom electrode phase change memory and manufacturing method
US7432206B2 (en) * 2006-01-24 2008-10-07 Macronix International Co., Ltd. Self-aligned manufacturing method, and manufacturing method for thin film fuse phase change ram
US7456421B2 (en) * 2006-01-30 2008-11-25 Macronix International Co., Ltd. Vertical side wall active pin structures in a phase change memory and manufacturing methods
US7928421B2 (en) * 2006-04-21 2011-04-19 Macronix International Co., Ltd. Phase change memory cell with vacuum spacer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103680606A (zh) * 2012-08-29 2014-03-26 国际商业机器公司 半导体堆叠
CN103680606B (zh) * 2012-08-29 2016-05-25 国际商业机器公司 半导体堆叠

Also Published As

Publication number Publication date
CN100502081C (zh) 2009-06-17
TW200721466A (en) 2007-06-01
US20070121374A1 (en) 2007-05-31
US7450411B2 (en) 2008-11-11
TWI329922B (en) 2010-09-01

Similar Documents

Publication Publication Date Title
CN100502081C (zh) 相变化存储元件及其制造方法
CN100502029C (zh) 相变化存储器件及其形成方法
CN100563040C (zh) 相变化存储单元及其制造方法
CN100463209C (zh) 具有真空夹层的相变存储器元件
CN100502080C (zh) 存储器器件与制造存储器器件的方法
CN102097587B (zh) 具有宽广相变化元素与小面积电极接点的存储器装置
US7786460B2 (en) Phase change memory device and manufacturing method
CN100501920C (zh) 一种以自对准方式制造薄膜熔丝相变化随机存取存储器的方法
US7785920B2 (en) Method for making a pillar-type phase change memory element
CN100481556C (zh) 一种存储元件及其制造方法
US6830952B2 (en) Spacer chalcogenide memory method and device
CN101236985B (zh) 一种具有共平面电极表面的存储单元装置及其制造方法
CN101127386B (zh) 用于限制电阻随机存取存储器熔化点的自对准结构及方法
US7635855B2 (en) I-shaped phase change memory cell
CN101197317B (zh) 具有热障的相变化存储单元及其制造方法
CN100524880C (zh) 具有热隔离结构的ⅰ型相变化存储单元
TWI497706B (zh) 具有自動對準底電極和二極體存取裝置之蕈狀記憶胞
CN101005113A (zh) 用以形成可变电阻存储阵列中的自对准热绝缘单元的方法
US7884342B2 (en) Phase change memory bridge cell
TWI400798B (zh) 介電層夾置之柱狀記憶裝置
CN100583483C (zh) 相变化存储单元及其制造方法
CN101075630B (zh) 相变化存储装置及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant