DE102005043910A1 - Flip-chip module comprises a semiconductor chip having contact columns on a surface, a substrate with contact sites joined to the free ends of the contact columns and a rigid spacer arranged between the substrate and chip - Google Patents
Flip-chip module comprises a semiconductor chip having contact columns on a surface, a substrate with contact sites joined to the free ends of the contact columns and a rigid spacer arranged between the substrate and chip Download PDFInfo
- Publication number
- DE102005043910A1 DE102005043910A1 DE102005043910A DE102005043910A DE102005043910A1 DE 102005043910 A1 DE102005043910 A1 DE 102005043910A1 DE 102005043910 A DE102005043910 A DE 102005043910A DE 102005043910 A DE102005043910 A DE 102005043910A DE 102005043910 A1 DE102005043910 A1 DE 102005043910A1
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- contact
- flip
- semiconductor chip
- spacer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10135—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8121—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
Abstract
Description
Die Erfindung betrifft ein Flip-Chip-Modul und ein Verfahren zum Erzeugen eines solchen Flip-Chip-Moduls, wobei das Flip-Chip-Modul einen Halbleiterchip, der an einer Fläche mit Kontaktsäulen versehen ist, und ein Substrat umfasst, und Kontaktstellen des Substrates mit freien Enden der Kontaktsäulen verlötet sind.The The invention relates to a flip-chip module and a method for generating Such a flip-chip module, wherein the flip-chip module, a semiconductor chip, the on a surface provided with contact posts is, and includes a substrate, and contact points of the substrate with free ends of the contact posts soldered are.
Ein
solches Flip-Chip-Modul ist aus der
Es
wird auch auf die
Weiterhin besitzt dieses Flip-Chip-Modul alle Vorteile herkömmlicher Flip-Chip-Module gegenüber Drahtverbindungen (wire-bonding). Insbesondere ist der Weg der elektrischen Leitung zwischen dem Halbleiterchip und dem Substrat und damit der Signalweg sehr kurz.Farther This flip-chip module has all the advantages of conventional Flip-chip modules opposite wire connections (Wire-bonding). In particular, the path of the electrical line between the semiconductor chip and the substrate and thus the signal path very short.
Wie
es bereits in der
Auch
in der
Dies hat zur Folge, dass bei derartigen Flip-Chip-Modulen mit einer Vielzahl von Kontaktsäulen aufgrund der Spannungen innerhalb des Flip-Chip-Moduls die Lötverbindungen zwischen den Kontaktsäulen und dem Substrat aufbrechen bzw. Kontaksäulen aus dem Halbleiterchip herausbrechen können oder sogar der Halbleiterchip beschädigt werden kann. Deshalb ist es nicht möglich, große Halbleiterchips, wie z. B. DRAM-Speicherchips in einem solchen Flip-Chip-Modul vorzusehen.This As a result, in such flip-chip modules with a variety of contact columns due to the voltages within the flip-chip module the solder joints between the contact columns and the substrate break up or Kontaksäulen from the semiconductor chip can break out or even the semiconductor chip can be damaged. Therefore it is not possible large semiconductor chips, such as For example, to provide DRAM memory chips in such a flip-chip module.
Jedoch besteht ein erheblicher Bedarf DRAM-Speicherchips mittels eines Flip-Chip-Moduls direkt ohne den Umweg einer zusätzlichen Verdrahtungsebene zu kontaktieren, da zum einem durch die Vielzahl der Verbindung das herkömmliche Kontaktieren mittels Drähten praktisch kaum mehr durchführbar ist und zum anderen die gewünschten Datentransferraten mit herkömmlichen Drahtverbindungen nicht möglich sind.however There is a considerable need for DRAM memory chips by means of a Flip-chip module directly without the detour of an additional one Wiring level to contact, firstly because of the variety the connection the conventional one Contact by wires virtually impossible to carry out is and the other desired Data transfer rates with conventional Wire connections not possible are.
Die Kontaktstellen dieser DRAM-Speicherchips sind mit einem Rasterabstand von weniger als 100 μm angeordnet, was im Fachjargon als „Fine-Pitch" bezeichnet wird. Ein derartiger Fine-Pitch kann mit den oben erläuterten Kontaktsäulen kontaktiert werden. Herkömmliche Kontaktierungstechnologien für Flip-Chip-Module sind hierzu nicht geeignet. Weiterhin ist zu berücksichtigen, dass für die Leiterbahnen innerhalb des Chips zunehmend Materialien mit geringer Dielektrizität (low k passivation materials) verwendet werden, die mechanisch schwach sind, weshalb eine auf ein solchen Halbleiterchip ausgeübte mechanische Spannung zu Rissen und Brüchen in der Passivierungsschicht führt. Aktuelle Halbleiterchips sind somit sehr Spannungsempfindlich, was deren Verwendung bei dem oben erläuterten Flip-Chip-Modul mit Kontaktsäulen erschwert.The Contact points of these DRAM memory chips are at a pitch less than 100 μm arranged, which is referred to in the jargon as "fine pitch". Such a fine pitch can be contacted with the contact columns explained above become. conventional Contacting technologies for Flip-chip modules are not suitable for this purpose. Furthermore, it has to be considered that for the interconnects within the chip are increasingly materials with lower dielectricity (low k passivation materials) that are mechanically weak why a force applied to such a semiconductor chip mechanical Tension to cracks and breaks in the passivation layer leads. Current semiconductor chips are thus very susceptible to voltage, which their use in the above-mentioned flip-chip module with Contact columns difficult.
Der Erfindung liegt die Aufgabe zugrunde, ein Flip-Chip-Modul mit den oben erläuterten Kontaktsäulen derart weiter zu bilden, dass durch die Verspannungen innerhalb des Flip-Chip-Moduls weniger Fehler verursacht werden. Weiterhin liegt der Erfindung die Aufgabe zugrunde ein Verfahren zum Herstellen eines solchen Flip-Chip-Moduls zu schaffen.The invention has for its object to further develop a flip-chip module with the contact columns explained above so that fewer errors are caused by the tension within the flip-chip module. Another object of the invention is to provide a method for producing such a flip-chip module fen.
Die Aufgabe wird durch ein Flip-Chip-Modul mit den Merkmalen des Anspruchs 1 und durch ein Verfahren mit den Merkmalen des Anspruchs 16 gelöst. Vorteilhafte Ausgestaltungen der Erfindung sind in den jeweiligen Unteransprüchen angegeben.The The object is achieved by a flip-chip module with the features of the claim 1 and solved by a method having the features of claim 16. advantageous Embodiments of the invention are specified in the respective subclaims.
Das erfindungsgemäße Flip-Chip-Modul umfasst
- – einen Halbleiterchip, der an einer Fläche Kontaktsäulen aufweist, die etwa senkrecht zu dieser Fläche angeordnet sind,
- – ein Substrat, das Kontaktstellen aufweist, die mit jeweils einem freien Ende einer der Kontaktsäulen verbunden sind, wobei das Substrat einen anderen thermischen Ausdehnungskoeffizienten als der Halbleiterchip aufweist, und
- – einen Abstandshalter, der zwischen dem Substrat und dem Halbleiterchip angeordnet ist und dessen thermischer Ausdehnungskoeffizienten sich weniger von dem thermischen Ausdehnungskoeffizienten des Halbleiterchips als von dem thermischen Ausdehnungskoeffizienten des Substrates unterscheidet, wobei, der Abstandshalter und das Substrat zumindest an mehreren über ihren Kontaktflächen verteilten Stellen miteinander verbunden sind.
- A semiconductor chip having contact pillars on a surface, which are arranged approximately perpendicular to this surface,
- A substrate having contact points connected to a respective free end of one of the contact pillars, the substrate having a different thermal expansion coefficient than the semiconductor chip, and
- A spacer which is arranged between the substrate and the semiconductor chip and whose coefficient of thermal expansion differs less from the coefficient of thermal expansion of the semiconductor chip than from the coefficient of thermal expansion of the substrate, wherein the spacer and the substrate at least at a plurality of points distributed over their contact surfaces with each other are connected.
Da der Abstandshalter mit dem Substrat verbunden ist und der thermische Ausdehnungskoeffizient des Abstandshalters näher am thermischen Ausdehnungskoeffizienten des Halbleiterchips als am thermischen Ausdehnungskoeffizienten des Substrates liegt, treten die Verspannungen zwischen dem Substrat und dem Abstandshalter und nicht zwischen dem Substrat und dem Halbleiterchip auf. Der Abstandshalter nimmt somit die durch die unterschiedliche thermische Ausdehnung verursachte Verspannung des Substrates auf. Der Abstandshalter, der keinerlei elektrische Funktionselemente aufweist, ist steif ausgebildet, so dass diese Verspannung nicht auf den empfindlichen Halbleiterchip übertragen werden.There the spacer is connected to the substrate and the thermal Expansion coefficient of the spacer closer to the thermal expansion coefficient of the semiconductor chip as the thermal expansion coefficient of the substrate, the tensions occur between the substrate and the spacer and not between the substrate and the semiconductor chip on. The spacer thus decreases by the different thermal expansion caused strain of the substrate. The spacer, which does not have any electrical functional elements has, is stiff, so that this tension is not on be transmitted to the sensitive semiconductor chip.
Das Substrat, das üblicherweise aus einem mit Kupfer-Leiterbahnen versehenen Kunststoff- bzw. Keramikmaterial ausgebildet ist, ist derart stabil, dass es diese mechanischen Spannungen dauerhaft aufnehmen kann. Da die aus dem Substrat und dem Abstandshalter bestehende Einheit wesentlich steifer als das Substrat alleine ist, werden durch die Verspannungen keine oder wesentlich weniger Krümmungen im Substrat erzeugt, wodurch auch die mechanische Belastung der Lötstellen zwischen den Kontaktsäulen und dem Substrat wesentlich geringer als bei den bisher bekannten Flip-Chip-Modulen ist.The Substrate, usually from a provided with copper interconnects plastic or ceramic material is formed, it is so stable that it is these mechanical stresses can record permanently. Because of the substrate and the spacer existing unit is much stiffer than the substrate alone, The tension does not cause any or significantly fewer bends produced in the substrate, whereby the mechanical stress of solder joints between the contact columns and the substrate substantially lower than in the previously known Flip-chip modules is.
Durch das Vorsehen der steifen Abstandshalter wird die Gefahr einer Beschädigung der Lötstellen zwischen den Kontaktsäulen und dem Substrat und die Gefahr einer Beschädigung des Halbleiterchips wesentlich verringert.By the provision of the rigid spacers will risk damaging the solder joints between the contact columns and the substrate and the risk of damage to the semiconductor chip significantly reduced.
Vorzugsweise sind der Abstandshalter und der Halbleiterchip zumindest an mehreren über ihren Kontaktflächen verteilten Stellen miteinander verbunden. Durch die mechanische Verbindung zwischen dem Halbleiterchip und dem Abstandshalter, die jeweils einen ähnlichen thermischen Ausdehnungskoeffizienten aufweisen, wird der Halbleiterchip auch bei den während des Lötvorganges auftretenden Temperaturänderungen in seiner Form gehalten und es wird eventuellen Krümmungen entgegengewirkt. Die Abweichungen des thermischen Ausdehnungskoeffizienten des Abstandshalters bezüglich des thermischen Ausdehnungskoeffizienten des Halbleiterchips sind vorzugsweise kleiner als 40% und insbesondere kleiner als 20% bzw. 10% der Differenz zwischen dem thermischen Ausdehnungskoeffizienten des Halbleiterchips und dem thermischen Ausdehnungskoeffizienten des Substrats. Je besser die thermischen Ausdehnungskoeffizienten zwischen dem Halbleiterchip und dem Abstandshalter übereinstimmen, desto geringer sind die am Halbleiterchip auftretenden, durch die thermische Spannung verursachten Kräfte.Preferably For example, the spacer and the semiconductor chip are distributed at least at a plurality over their contact surfaces Connect with each other. Through the mechanical connection between the semiconductor chip and the spacer, respectively a similar one have thermal expansion coefficient, the semiconductor chip also during the the soldering process occurring temperature changes held in shape and there will be any curvature counteracted. The deviations of the thermal expansion coefficient of the spacer with respect to the thermal expansion coefficient of the semiconductor chip are preferably less than 40% and in particular less than 20% or 10% of the difference between the thermal expansion coefficient of the semiconductor chip and the thermal expansion coefficient of the substrate. The better the thermal expansion coefficient between the semiconductor chip and the spacer match, the smaller are those occurring on the semiconductor chip, through the thermal stress caused forces.
Beim erfindungsgemäßen Verfahren zum Erzeugen eines Flip-Chip-Moduls wird zunächst ein Abstandshalter zwischen dem Halbleiterchip und dem Substrat angeordnet und danach wird das Verlöten der Kontaktsäulen mit den Kontaktstellen des Substrates ausgeführt.At the inventive method To generate a flip-chip module, a spacer is first inserted between the semiconductor chip and the substrate is arranged and then the Soldering the Contact columns executed with the contact points of the substrate.
Hierdurch wird der Abstand zwischen dem Substrat und dem Halbleiterchip exakt eingestellt. Dieser Abstand soll der mittleren Höhe aller Kontaktsäulen einschließlich ihrer Lötstellen entsprechen.hereby the distance between the substrate and the semiconductor chip becomes exact set. This distance is intended to be the average height of all contact columns including theirs solder joints correspond.
Die Erfinder der vorliegenden Erfindung haben festgestellt, dass bei dem bisher bekannten Verfahren das Problem besteht, dass der Abstand zwischen dem Substrat und dem Halbleiterchip entweder zu kurz oder zu lang ist. Wenn der Abstand zu kurz ist, wird das Lötmaterial aus dem Zwischenbereich zwischen der Kontaktsäule und der entsprechenden Kontaktstelle des Substrates herausgedrückt, so dass lediglich eine sehr dünne Verbindungsschicht aus Lötmaterial zwischen der Kontaktsäule und der Kontaktstelle verbleibt. Diese dünne Verbindungsschicht ist jedoch mechanisch schwach, so dass sie bei Verspannungen schnell aufbrechen kann.The Inventors of the present invention have found that in the previously known method has the problem that the distance either too short or between the substrate and the semiconductor chip is too long. If the distance is too short, the solder becomes from the intermediate area between the contact column and the corresponding one Pad of the substrate pushed out, so that only one very thin Bonding layer of soldering material between the contact column and the contact point remains. This thin connection layer is However, they are mechanically weak, making them fast in case of tension can break up.
Ist der Abstand zwischen dem Halbleiterchip und dem Substrat zu groß, so ergibt sich ein entsprechend großer Spalt zwischen der Kontaktsäule und der Kontaktstelle des Substrates. Über diesen Spalt hinweg wird das Lötmaterial gestreckt, wodurch sich Einschnürungen an der Lötstelle ergeben. Derartige Einschnürungen sind wiederum mechanisch schwach und neigen zum Aufbrechen bei einer Spannungsbelastung. Dies bedeutet, dass sowohl bei zu großen als auch zu bei zu kleinen Abständen zwischen dem Halbleiterchip und dem Substrat mechanisch schwache Lötstellen erzeugt werden, die bei thermischen Verspannungen im Flip-Chip-Modul zum Aufbrechen neigen.If the distance between the semiconductor chip and the substrate is too large, the result is a correspondingly large gap between the contact column and the contact point of the substrate. Through this gap, the solder material is stretched, resulting in Resulting constrictions at the solder joint. Such constrictions, in turn, are mechanically weak and prone to rupture under stress. This means that both too large and too small distances between the semiconductor chip and the substrate mechanically weak solder joints are generated, which tend to thermal breakup in the flip-chip module to break up.
Durch das erfindungsgemäße Verfahren wird der Abstand zwischen dem Halbleiterchip und dem Substrat sehr exakt eingehalten, wodurch die Gefahr erheblich verringert wird, dass mechanisch schwache Lötstellen erzeugt werden. Somit kann ein mit dem erfindungsgemäßen Verfahren hergestelltes Flip-Chip-Modul thermische Verspannungen besser aufnehmen und die Gefahr einer Beschädigung des Flip-Chip-Moduls wird erheblich verringert.By the inventive method the distance between the semiconductor chip and the substrate becomes very large exactly adhered to, which considerably reduces the risk that mechanically weak solder joints be generated. Thus, with the method of the invention produced flip-chip module absorb thermal stresses better and the risk of damage of the flip-chip module is significantly reduced.
Vorzugsweise wird das oben erläuterte erfindungsgemäße Flip-Chip-Modul mit dem an das Substrat gekoppelten Abstandshalter im erfindungsgemäßen Verfahren hergestellt.Preferably will be explained above Flip-chip module according to the invention with the spacer coupled to the substrate in the method according to the invention produced.
Die Erfindung wird nachfolgend näher beispielhaft anhand der Zeichnungen erläutert. Die Zeichnungen zeigen in:The Invention will become more apparent below explained by way of example with reference to the drawings. The drawings show in:
Ein
erfindungsgemäßes Flip-Chip-Modul
Diese
Kontaktsäulen
werden gemäß einem Verfahren
erzeugt, wie es in der
Die
Kontaktsäulen
Das
Lötmaterial
der Lötabschnitte
Das
in den
Bei
dem in den
Beim
Verbinden des Abstandshalters
Die
Kontaktstellen
Vorzugsweise
wird gleichzeitig mit dem Verlöten
auch der Abstandshalter
Durch
das Vorsehen des Abstandshalters
In
Ist
hingegen der Abstand zwischen dem Halbleiterchip
Wenn
der Abstand zwischen dem Halbleiter-Chip
Der
Abstandshalter
Das
Material des Abstandshalters weißt einen thermischen Ausdehnungskoeffizienten
auf, der sich weniger von dem thermischen Ausdehnungskoeffizienten
des Halbleiterchips als von dem thermischen Ausdehnungskoeffizienten
des Substrats unterscheidet. D.h., dass die Wärmedehnung des Abstandshalters
Zu
dem bildet die aus dem Substrat
Damit
der Abstandshalter
Vorzugsweise
sind auch der Abstandshalter
Die
Abweichung des thermischen Ausdehnungskoeffizienten des Abstandshalters
bezüglich des
thermischen Ausdehnungskoeffizienten des Halbleiterchips sind vorzugsweise
kleiner als 40% und insbesondere kleiner als 20% bzw. 10% bzw. 5% der
Differenz zwischen dem thermischen Ausdehnungskoeffizienten des
Halbleiterchips
So ergeben sich typischerweise thermische Ausdehnungskoeffizienten für den Abstandshalter, die 10 bis 100 Mal kleiner sind als der des Substrates, das bspw. eine Epoxi-Glasfaser-Leiterplatte ist.So Thermal expansion coefficients typically result for the Spacers 10 to 100 times smaller than the substrate, which is, for example, an epoxy-glass fiber circuit board.
Mit
dem erfindungsgemäßen Abstandshalter
Der
in den
Im
Rahmen der Erfindung ist es auch möglich den Abstandshalter
Die
oben erläuterten
erfindungsgemäßen Flip-Chip-Module
können
als Einheit auf eine Leiterplatte gesetzt werden, wobei auf der
Leiterplatte befindlichen Kontaktstellen elektrisch verbunden werden.
Bei einer solchen Verwendung des Flip-Chip-Moduls werden die Substrate
Die erfindungsgemäßen Flip-Chip-Module können auch mehrere Halbleiterchips umfassen, die alle auf einen gemeinsamen Substrat angeordnet sind.The Flip-chip modules according to the invention can also comprise a plurality of semiconductor chips, all on a common Substrate are arranged.
Die erfindungsgemäßen Flip-Chip-Module eignen sich besonders zur Herstellung von SIMM-Modulen (Single Inline Memory Module) bzw. DIMM-Modulen (Dual Inline Memory Module). Ein solches Flip-Chip-Modul ist am Substrat mit einer Steckerleiste versehen, mittels welcher es durch Einsetzen in einer entsprechenden Gegensteckerleiste auf einer Leiterplatte eines Computers mit dieser kontaktiert werden kann.The flip-chip modules according to the invention are suitable especially for the production of SIMM modules (Single Inline Memory Modules) or DIMM modules (Dual Inline Memory Module). Such Flip-chip module is provided on the substrate with a connector strip, by means of which it by inserting in a corresponding mating connector strip a circuit board of a computer to be contacted with this can.
Die
Erfindung kann folgendermaßen
kurz zusammengefasst werden:
Die Erfindung betrifft ein Flip-Chip-Modul
mit einem Kontaktsäulen
aufweisenden Halbleiterchip, wobei die Kontaktsäulen mit einem Substrat elektrisch
und mechanisch verbunden sind. Zwischen dem Substrat und dem Halbleiterchip
ist ein Abstandshalter vorgesehen, der zumindest am Substrat mechanisch
gekoppelt ist. Hierdurch werden thermische Spannungen im Flip-Chip-Modul
durch den Abstandshalter aufgenommen und vom Halbleiterchip abgehalten.The invention can be briefly summarized as follows:
The invention relates to a flip-chip module with a contact-containing semiconductor chip, wherein the contact columns are electrically and mechanically connected to a substrate. Between the substrate and the semiconductor chip, a spacer is provided, which is mechanically coupled at least to the substrate. As a result, thermal stresses in the flip-chip module are absorbed by the spacer and prevented from the semiconductor chip.
Weiterhin betrifft die Erfindung ein Verfahren zum Erzeugen eines Flip-Chip-Moduls, wobei zunächst ein Abstandshalter zwischen dem Halbleiterchip und dem Substrat angeordnet wird und danach die Kontaktsäulen mit den Kontaktstellen des Substrates verlötet werden. Mit dem Vorsehen des Abstandshalters wird der Abstand zwischen dem Halbleiterchip und dem Substrat exakt eingestellt, wodurch die Qualität der Lötstellen verbessert werden.Farther the invention relates to a method for producing a flip-chip module, being first a spacer between the semiconductor chip and the substrate is arranged and then the contact columns with the contact points soldered to the substrate become. With the provision of the spacer, the distance between the semiconductor chip and the substrate exactly adjusted, whereby the quality the solder joints be improved.
- 11
- Flip-Chip-ModulFlip-chip module
- 22
- HalbleiterchipSemiconductor chip
- 33
- Seitenflächeside surface
- 44
- KontaktsäulenContact columns
- 55
- Metallsäulemetal column
- 66
- Lötabschnittsoldering section
- 77
- Kontaktstellecontact point
- 88th
- Substratsubstratum
- 99
- Kontaktflächecontact area
- 1010
- Abstandshalterspacer
- 1111
- Einschnürungconstriction
- 1212
- Kupfer-LeiterbahnCopper conductor
- 1313
- Vorsprunghead Start
- 1414
- Kontaktstellecontact point
Claims (20)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005043910A DE102005043910A1 (en) | 2005-09-14 | 2005-09-14 | Flip-chip module comprises a semiconductor chip having contact columns on a surface, a substrate with contact sites joined to the free ends of the contact columns and a rigid spacer arranged between the substrate and chip |
US12/065,830 US8026583B2 (en) | 2005-09-14 | 2006-09-13 | Flip-chip module and method for the production thereof |
KR1020087008808A KR101247138B1 (en) | 2005-09-14 | 2006-09-13 | Flip-chip module and method of producing a flip-chip module |
DE112006002428T DE112006002428A5 (en) | 2005-09-14 | 2006-09-13 | Flip-chip module and method for generating a flip-chip module |
PCT/EP2006/008921 WO2007031298A1 (en) | 2005-09-14 | 2006-09-13 | Flip-chip module and method for the production thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005043910A DE102005043910A1 (en) | 2005-09-14 | 2005-09-14 | Flip-chip module comprises a semiconductor chip having contact columns on a surface, a substrate with contact sites joined to the free ends of the contact columns and a rigid spacer arranged between the substrate and chip |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102005043910A1 true DE102005043910A1 (en) | 2007-03-15 |
Family
ID=37763175
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102005043910A Withdrawn DE102005043910A1 (en) | 2005-09-14 | 2005-09-14 | Flip-chip module comprises a semiconductor chip having contact columns on a surface, a substrate with contact sites joined to the free ends of the contact columns and a rigid spacer arranged between the substrate and chip |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102005043910A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8084298B2 (en) | 2006-02-13 | 2011-12-27 | Htc Beteiligungs Gmbh | Method for exchanging semiconductor chip of flip-chip module and flip-chip module suitable therefor |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2062963A (en) * | 1979-11-12 | 1981-05-28 | Hitachi Ltd | Semiconductor chip mountings |
US4647959A (en) * | 1985-05-20 | 1987-03-03 | Tektronix, Inc. | Integrated circuit package, and method of forming an integrated circuit package |
US4878611A (en) * | 1986-05-30 | 1989-11-07 | American Telephone And Telegraph Company, At&T Bell Laboratories | Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate |
US5834848A (en) * | 1996-12-03 | 1998-11-10 | Kabushiki Kaisha Toshiba | Electronic device and semiconductor package |
EP0930645A2 (en) * | 1997-12-29 | 1999-07-21 | Ford Motor Company | Solderless flip-chip assembly and method and material for same |
US6046910A (en) * | 1998-03-18 | 2000-04-04 | Motorola, Inc. | Microelectronic assembly having slidable contacts and method for manufacturing the assembly |
US6376915B1 (en) * | 1999-02-26 | 2002-04-23 | Rohm Co., Ltd | Semiconductor device and semiconductor chip |
US20020079577A1 (en) * | 1999-12-03 | 2002-06-27 | Ho Tony H. | Advanced electronic package |
US20030210531A1 (en) * | 2001-03-22 | 2003-11-13 | Alcoe David J. | Method of forming an apparatus to reduce thermal fatigue stress on flip chip solder connections |
DE69721148T2 (en) * | 1996-07-29 | 2003-12-11 | Ibm | Columns grid connections |
US20040232561A1 (en) * | 2003-05-22 | 2004-11-25 | Texas Instruments Incorporated | System and method to increase die stand-off height |
-
2005
- 2005-09-14 DE DE102005043910A patent/DE102005043910A1/en not_active Withdrawn
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2062963A (en) * | 1979-11-12 | 1981-05-28 | Hitachi Ltd | Semiconductor chip mountings |
US4647959A (en) * | 1985-05-20 | 1987-03-03 | Tektronix, Inc. | Integrated circuit package, and method of forming an integrated circuit package |
US4878611A (en) * | 1986-05-30 | 1989-11-07 | American Telephone And Telegraph Company, At&T Bell Laboratories | Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate |
DE69721148T2 (en) * | 1996-07-29 | 2003-12-11 | Ibm | Columns grid connections |
US5834848A (en) * | 1996-12-03 | 1998-11-10 | Kabushiki Kaisha Toshiba | Electronic device and semiconductor package |
EP0930645A2 (en) * | 1997-12-29 | 1999-07-21 | Ford Motor Company | Solderless flip-chip assembly and method and material for same |
US6046910A (en) * | 1998-03-18 | 2000-04-04 | Motorola, Inc. | Microelectronic assembly having slidable contacts and method for manufacturing the assembly |
US6376915B1 (en) * | 1999-02-26 | 2002-04-23 | Rohm Co., Ltd | Semiconductor device and semiconductor chip |
US20020079577A1 (en) * | 1999-12-03 | 2002-06-27 | Ho Tony H. | Advanced electronic package |
US20030210531A1 (en) * | 2001-03-22 | 2003-11-13 | Alcoe David J. | Method of forming an apparatus to reduce thermal fatigue stress on flip chip solder connections |
US20040232561A1 (en) * | 2003-05-22 | 2004-11-25 | Texas Instruments Incorporated | System and method to increase die stand-off height |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8084298B2 (en) | 2006-02-13 | 2011-12-27 | Htc Beteiligungs Gmbh | Method for exchanging semiconductor chip of flip-chip module and flip-chip module suitable therefor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69819216T2 (en) | Unsupported ball connection for integrated circuit chip packaging | |
DE69535629T2 (en) | ASSEMBLY OF ELECTRONIC COMPONENTS ON A PCB | |
DE19640304C2 (en) | Chip module in particular for implantation in a chip card body | |
DE10239866B3 (en) | Production of a semiconductor component used in circuit boards comprises forming electrical contact surfaces together within a smaller contacting region as the whole surface of the front side of the chip and further processing | |
DE10333841A1 (en) | Semiconductor component in semiconductor chip size with flip-chip outer contacts and method for producing the same | |
DE10016132A1 (en) | Electronic component for electronic devices comprises electronic switch and conducting paths on surface of the component to electrically connect the switch with metal-coated protrusions made from rubber-elastic insulating material | |
DE69628964T2 (en) | Resin molded semiconductor device and manufacturing process | |
DE102008011631A1 (en) | Electronic device and assembly process for electronic components | |
EP0867932B1 (en) | Method for making wire connections | |
DE19541039A1 (en) | Chip module e.g. for chip card | |
DE102013018518A1 (en) | IC module for different connection techniques | |
EP1198002A2 (en) | Electric or Electronic Component and Method of Manufacturing the Same | |
WO2007031298A1 (en) | Flip-chip module and method for the production thereof | |
DE102007050433B4 (en) | Semiconductor module, method for manufacturing a semiconductor module and board with a semiconductor module | |
DE10233641B4 (en) | Method for connecting an integrated circuit to a substrate and corresponding circuit arrangement | |
DE102005043910A1 (en) | Flip-chip module comprises a semiconductor chip having contact columns on a surface, a substrate with contact sites joined to the free ends of the contact columns and a rigid spacer arranged between the substrate and chip | |
DE10212742A1 (en) | Wiring board contact pins soldering method for electronic device, involves irradiating laser light on solder balls on electrode pads to form fillets between pads and pedestals for soldering contact pins | |
EP0852774B1 (en) | Chip module | |
DE10139985B4 (en) | Electronic component with a semiconductor chip and method for its production | |
EP2044405A1 (en) | Temperature sensor, and method for the production thereof | |
DE102006006561B4 (en) | Flip-chip module and method for exchanging a semiconductor chip of a flip-chip module | |
DE102004015597B4 (en) | Semiconductor device with protective housing structure | |
WO1997006557A1 (en) | Chip-contacting method requiring no contact bumps, and electronic circuit produced in this way | |
DE102019129971A1 (en) | Method for soldering a component onto a printed circuit board, electronic unit and field device in automation technology | |
WO2007014800A1 (en) | Chip module for installing in sensor chip cards for fluidic applications and method for producing a chip module of this type |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8127 | New person/name/address of the applicant |
Owner name: HTC BETEILIGUNGS GMBH, 85598 BALDHAM, DE |
|
8181 | Inventor (new situation) |
Inventor name: ERTL, JUERGEN, 82538 GERETSRIED, DE Inventor name: WEISSBACH, ERNST-A., 85598 BALDHAM, DE |
|
8143 | Lapsed due to claiming internal priority |