DE102006015241A1 - Quad flat non-leaded package semiconductor component, has expansion joint arranged in plastic housing and provided between border angle region and outer contact surfaces of outer contact and central region of housing - Google Patents
Quad flat non-leaded package semiconductor component, has expansion joint arranged in plastic housing and provided between border angle region and outer contact surfaces of outer contact and central region of housing Download PDFInfo
- Publication number
- DE102006015241A1 DE102006015241A1 DE102006015241A DE102006015241A DE102006015241A1 DE 102006015241 A1 DE102006015241 A1 DE 102006015241A1 DE 102006015241 A DE102006015241 A DE 102006015241A DE 102006015241 A DE102006015241 A DE 102006015241A DE 102006015241 A1 DE102006015241 A1 DE 102006015241A1
- Authority
- DE
- Germany
- Prior art keywords
- plastic housing
- semiconductor
- chip
- expansion joints
- external
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Abstract
Description
Die Erfindung betrifft ein Halbleiterbauteil mit einem Kunststoffgehäuse und in Kunststoff eingebetteten Außenkontakten sowie Verfahren zur Herstellung des Halbleiterbauteils. Derartige in Kunststoffgehäusemasse eingebettete Außenkontakte sind relativ steif und können aufgrund ihrer Steifigkeit Spannungen, die durch Differenzen in den thermischen Ausdehnungskoeffizienten von Halbleiterschaltungskomponenten hervorgerufen werden, nicht ausgleichen.The The invention relates to a semiconductor device with a plastic housing and embedded in plastic external contacts and method for producing the semiconductor device. such in plastic housing compound embedded external contacts are relatively stiff and can due to their rigidity tensions caused by differences in the thermal expansion coefficient of semiconductor circuit components caused, do not compensate.
Ein
Gehäuse
mit Biegelementstrukturen im Bereich von Außenkontakten ist aus der Druckschrift
Dieses Gehäuse hat den Nachteil, dass Außenkontakte, die im Bereich der Kunststoffgehäusemasse angesiedelt sind, den thermischen Spannungen, die aufgrund unterschiedlicher thermischer Ausdehnungskoeffizienten eines komplexen Kunststoffgehäuseaufbaus mit eingebetteten Halbleiterchips, eingebetteten metallischen Verbindungselementen und teilweise eingebet teten metallischen Außenkontaktkörpern, voll ausgesetzt sind. Diese thermischen Spannungen innerhalb des Gehäuses und zwischen Halbleiterchip und Außenkontaktkörpern können mit dem bekannten Gehäuseaufbau nicht abgebaut oder überwunden werden, was Zuverlässigkeitsprobleme und Gefahren von Mikrorissbildungen bis hin zum Abriss von elektrischen Verbindungen mit sich bringt.This casing has the disadvantage that external contacts, in the field of plastic housing material are located, the thermal stresses due to different Thermal expansion coefficient of a complex plastic housing structure with embedded semiconductor chips, embedded metallic connectors and partially embedded teten metallic outer contact bodies are fully exposed. These thermal stresses within the case and between semiconductor chip and external contact bodies can with the known housing structure not degraded or overcome what are reliability problems and Dangers of microcracking up to the demolition of electrical Connections brings.
Darüber hinaus ist die Herstellung von Halbleiterbauteilen mit der bekannten Biegeelementstruktur kostenintensiv und zeitaufwendig.Furthermore is the production of semiconductor devices with the known bending element structure costly and time consuming.
Aufgabe der Erfindung ist es, ein Halbleiterbauteil anzugeben, dass die Nachteile im Stand der Technik überwindet und eine kostengünstige Verbesserung im Aufbau des Halbleiterbauteils ermöglicht, durch welche die Zuverlässigkeitsprobleme überwunden werden und die Gefahren von Mikrorissbildungen bis hin zum Abriss von elektrischen Verbindungen innerhalb eines Kunststoffgehäuses vermindert werden. Darüber hinaus ist es Aufgabe der Erfindung ein kostengünstiges Verfahren anzugeben, mit dem ein derartiges gegen thermische Spannungen besser geschütztes Halbleiterbauteil auf einfache Weise hergestellt werden kann.task The invention is to provide a semiconductor device that the Overcomes disadvantages in the prior art and a cost-effective Improvement in the design of the semiconductor device allows, through which overcome the reliability problems and the dangers of microcracking up to demolition reduced by electrical connections within a plastic housing become. About that It is another object of the invention to provide a cost-effective method, with such a better protected against thermal stress semiconductor device can be easily produced.
Diese Aufgabe wird mit dem Gegenstand der unabhängigen Ansprüche gelöst. Vorteilhafte Weiterbildungen der Erfindung ergeben sich aus den abhängigen Ansprüchen.These The object is achieved with the subject matter of the independent claims. advantageous Further developments of the invention will become apparent from the dependent claims.
Erfindungsgemäß wird ein Halbleiterbauteil mit einem Kunststoffgehäuse und in Kunststoff eingebetteten Außenkontakten geschaffen. Die Außenkontakte sind mindestens auf der Unterseite des Kunststoffgehäuses frei zugänglich und in einem unteren Randkantenbereich angeordnet. Zwischen dem Randkanten bereich mit frei zugänglichen Außenkontaktflächen der Außenkontakte und einem zentralen Bereich des Kunststoffgehäuses, in dem ein Halbleiterchip angeordnet ist, weist das Kunststoffgehäuse in der Kunststoffgehäusemasse mindestens eine Dehnungsfuge auf.According to the invention is a Semiconductor component with a plastic housing and embedded in plastic external contacts created. The external contacts are free at least on the underside of the plastic housing accessible and arranged in a lower marginal edge region. Between the Marginal edges area with freely accessible External contact surfaces of external contacts and a central portion of the plastic housing in which a semiconductor chip is arranged, has the plastic housing in the plastic housing composition at least one expansion joint.
Dieses Halbleiterbauteil hat den Vorteil, dass die kompakte Kunststoffgehäusemasse mit eingebetteten Außenkontakten auf der Unterseite und einem eingebetteten Halbleiterchip in einem zentralen Bereich durch die erfindungsgemäßen Dehnungsfugen mechanisch in einen Bereich mit Außenkontakten und einen Bereich, der ein starres Halbleiterchip trägt, gegliedert wird.This Semiconductor component has the advantage that the compact plastic housing composition with embedded external contacts on the bottom and an embedded semiconductor chip in one central area through the expansion joints according to the invention mechanically in an area with external contacts and a region that carries a rigid semiconductor chip is divided.
Beim Auftreten thermischer Spannungen, wenn beispielsweise ein derartiges Halbleiterbauteil mit seinen auf der Unterseite angeordneten Außenkontaktflächen auf einer übergeordneten Schaltungsplatine oberflächenmontiert wird, oder wenn eine übergeordnete Schaltungsplatine mit aufgebrachten erfindungsgemäßen Halbleiterbauteilen thermischen Beanspruchungen ausgesetzt wird, können die Randkantenbereiche mit den oberflächenmontierten Außenkontaktflächen gegenüber dem zentralen Bereich – wie sonst übliche Flachdrahtbeinchen eines Halbleiterbauteils mit integrierter Schaltung – nachgeben. Ein weiterer Vorteil ist, dass diese Dehnungsfugen auch nachträglich, d.h. nach Fertigstellung des Kunststoffgehäuses eingebracht werden können. Von besonderem Vorteil ist, dass diese Dehnungsfugen für eine Mehrzahl von Halbleiterbauteilen eingebracht werden können bevor beispielsweise die Halbleiterbauteile aus einem Flachleiterrahmen herausgestanzt werden.At the Occurrence of thermal stresses, for example, if such Semiconductor device with its arranged on the bottom outer contact surfaces a parent Circuit board surface mounted is, or if a parent Circuit board with applied semiconductor components according to the invention Thermal stresses is exposed, the marginal edge areas with the surface mounted external contact surfaces opposite to the central area - like otherwise usual Flat-wire legs of a semiconductor device with integrated circuit - give way. Another advantage is that these expansion joints can also be retrofitted, i. can be introduced after completion of the plastic housing. From particular advantage is that these expansion joints for a plurality of semiconductor devices can be introduced before, for example, the semiconductor devices be punched out of a lead frame.
Schließlich ist es auch möglich und erweitert die Designmöglichkeiten, wenn die Dehnungsfugen beim Spritzgießen oder Dispensen bereits hergestellt werden. Dazu können die vorbereiteten Flachleiterrahmen auf eine entsprechend strukturierte Bodenplatte der Spritzgussform und/oder der Dispensform aufgesetzt werden. Die Strukturierung der Bodenplatte der Spritzgussform beziehungsweise der Dispensform wird dann als Dehnungsfuge bei Entnahme des Flachleiterrahmens mit einer Vielzahl von Halbleiterbauelementen im Bodenbereich in den einzelnen Halbleiterbauelementen gebildet.Finally is it also possible and extends the design possibilities, if the expansion joints during injection molding or dispensing already getting produced. Can do this the prepared leadframe on a correspondingly structured Bottom plate of the injection mold and / or Dispensform mounted become. The structuring of the bottom plate of the injection mold or the Dispensform is then as expansion joint with removal of the leadframe with a variety of semiconductor devices in the ground area in formed the individual semiconductor devices.
Die Wirkung derartiger Dehnungsfugen kann dadurch unterstützt werden, dass das Material der Kunststoffgehäusemasse den Erfordernissen einer Nachgiebigkeit im Bereich der Dehnungsfugen angepasst ist. Dazu kann die Wahl eines geeigneten Füllstoffes und auch ein geeigneter Füllstoffgrad beitragen, so dass im Bereich der Dehnungsfuge eine plastisch verformbare Kunststoffgehäusemasse bereitgestellt wird.The Effect of such expansion joints can be supported by that the material of the plastic housing composition meets the requirements a compliance in the expansion joints is adjusted. For this purpose, the choice of a suitable filler and also a suitable filler level contribute, so that in the area of the expansion joint a plastically deformable Plastic housing composition provided.
Darüber hinaus ist es möglich, die Dehnungsfugen mit einem gummielastischen Material aufzufüllen, so dass sich einerseits keine die Funktion der Dehnungsfuge beeinträchtigenden Lötstoffreste bei der Oberflächenmontage des Halbleiterbauteils in den Dehnungsfugen festsetzen oder sich starre und harte Partikel in den Dehnungsfugen ansammeln und somit die Funktion der Dehnungsfugen beeinträchtigen können.Furthermore Is it possible, fill the expansion joints with a rubber elastic material, so on the one hand, no impairment of the function of the expansion joint Lötstoffreste in surface mounting of the semiconductor device in the expansion joints Rigid and hard particles accumulate in the expansion joints and thus may affect the function of the expansion joints.
Die Geometrie und der Verlauf der Dehnungsfugen auf der Unterseite des Halbleiterbauteils lassen sich unterschiedlich gestalten, wobei die einzelnen Anordnungen der Dehnungsfugen Vor- und Nachteile aufweisen.The Geometry and the course of the expansion joints on the bottom of the Semiconductor devices can be designed differently, with the individual arrangements of the expansion joints advantages and disadvantages.
In einer ersten Ausführungsform der Erfindung erstreckt sich mindestens eine Dehnungsfuge in einem Randkantenbereich von einer ersten Randkante zu einer gegenüberliegenden Randkante parallel zu einer dritten Randkante. Diese Struktur hat den Vorteil, dass die Dehnungsfuge mit einer einfachen Sägetechnik eingebracht werden kann, indem ein Sägeblatt parallel zu der dritten Randkante von der ersten Randkante zu der gegenüberliegenden Randkante geführt wird.In a first embodiment The invention extends at least one expansion joint in one Marginal edge region from a first marginal edge to an opposite edge Edge edge parallel to a third edge. This structure has the Advantage that the expansion joint with a simple sawing technique can be introduced by placing a saw blade parallel to the third Edge edge is guided from the first peripheral edge to the opposite edge edge.
In einer weiteren Ausführungsform der Erfindung kreuzen sich die Dehnungsfugen der Randkantenbereiche. Dieses ist immer dann von Vorteil, wenn nicht nur ein einzelner Randkantenbereich mit Außenkontaktflächen belegt ist oder wenn nur zwei einander gegenüberliegende Randkantenbereiche mit Außenkontaktflächen belegt sind, sondern wenn drei oder vier Randkantenbereiche Außenkontaktflächen aufweisen.In a further embodiment According to the invention, the expansion joints of the marginal edge regions intersect. This is always an advantage, if not just an individual Edge edge area occupied by external contact surfaces or if only two opposing marginal edge areas occupied by external contact surfaces but when three or four marginal edge regions have external contact surfaces.
In einer weiteren bevorzugten Ausführungsform der Erfindung wird der zentrale Bereich von einer geschlossenen Dehnungsfuge umgeben. Eine derartige geschlossene Dehnungsfuge kann vorzugsweise mit entsprechenden Formstücken eingebracht werden. Mit Formstücken ist es möglich, den Verlauf der Dehnungsfugen beliebig zu gestalten. Dabei können die Formstücke Teil einer Bodenplatte, einer Spritzgussform oder einer Dispensform sein, oder sie können als Einlegeformstücke vor einem Spritzgießen oder einem Dispensen an geeigneten Stellen positioniert werden.In a further preferred embodiment the invention is the central area of a closed Surrounding expansion joint. Such a closed expansion joint can preferably be introduced with appropriate fittings. With fittings Is it possible, to make the course of the expansion joints as desired. The can fittings Part of a base plate, an injection mold or a Dispensform be, or you can as insert fittings before injection molding or dispensing at appropriate locations.
In einer weiteren vorteilhaften Ausführungsform der Erfindung sind zusätzliche Dehnungsfugen zwischen den Außenkontaktflächen angeordnet. Durch diese quer zu den Dehnungsfugen zwischen dem Randkantenbereich und dem zentralen Bereich angeordneten Dehnungsfugen ergibt sich eine Nachgiebigkeit jedes einzelnen Außenkontaktes, da er ringsherum von einer Dehnungsfuge umgeben ist. Diese Möglichkeit kann noch weiter gesteigert werden, wenn derartige Dehnungsfugen, die zwischen den Außenkontaktflächen angeordnet sind, die gesamte Kunststoffgehäusehöhe durchdringen bzw. durchtrennen. In diesem Fall entsteht ein aus Kunststoffgehäusemasse hergestelltes "Pseudobeinchen", das ähnlich nachgiebige Eigenschaften aufweist wie die Flachdrahtbeinchen herkömmlicher integrierter Halbleiterbauteile.In a further advantageous embodiment of the invention additional Expansion joints between the outer contact surfaces arranged. By this transverse to the expansion joints between the marginal edge region and the expansion joints arranged in the central area results in a Indulgence of each external contact as he around surrounded by an expansion joint. This possibility can be even further be increased when such expansion joints between the External contact surfaces arranged are, penetrate the entire plastic housing height or sever. In this case, a plastic housing compound is formed made "pseudobeinchen", the similar yielding Has properties as the Flachdrahtbeinchen conventional integrated semiconductor devices.
In einer weiteren bevorzugten Ausführungsform der Erfindung ist der Halbleiterchip in der Kunststoffgehäusemasse auf einer Chipinsel eines Flachleiteranschlusses angeordnet. Darüber hinaus weisen die Außenkontakte in der Kunststoffgehäusemasse eingebettete Flachleiterstücke auf, die mindestens eine von Kunststoffgehäusemasse freie Außenkontaktfläche auf der Unterseite besitzen. Dabei weisen die Dehnungsfugen auf der Unterseite des Kunststoffgehäuses eine Tiefe auf, die größer ist, als die Dicke der Flachleiterstücke beziehungsweise des Flachleiteranschlusses für das Aufbringen des Halbleiterchips. Derart tiefe Dehnungsfugen fördern die Nachgiebigkeit der in dem Randkantenbereich angeordneten Außenkontakte.In a further preferred embodiment The invention relates to the semiconductor chip in the plastic housing composition arranged on a chip island of a flat conductor connection. Furthermore assign the external contacts in the plastic housing compound embedded flat conductor pieces on, the at least one plastic housing compound free outer contact surface own the bottom. In this case, the expansion joints on the Bottom of the plastic housing a depth that's bigger as the thickness of the flat conductor pieces or the flat conductor connection for the application of the semiconductor chip. To promote such deep expansion joints the resilience of the arranged in the peripheral edge region external contacts.
Weiterhin ist es möglich, dass der Halbleiterchip in einer Kunststoffgehäusemasse auf einem Verdrahtungssubstrat angeordnet ist, wobei das Verdrahtungssubstrat Außenkontaktflächen auf der Unterseite und Kontaktanschlussflächen auf der Oberseite aufweist, und wobei der Halbleiterchip über Bondverbindungselemente mit den Kontaktanschlussflächen elektrisch in Verbindung steht. In diesem Fall ist es auch möglich, dass die Dehnungsfugen das Verdrahtungssubstrat vollständig durchdringen und bis in die Kunststoffgehäusemasse reichen und damit eine Tiefe aufweisen, die größer ist als die Dicke des Verdrahtungssubstrats. Diese Ausführungsform der Erfindung verbessert ebenfalls die Nachgiebigkeit der Außenkontakte des Halbleiterbauteils.Farther Is it possible, that the semiconductor chip in a plastic package on a wiring substrate is arranged, wherein the wiring substrate on external contact surfaces the underside and contact pads on the top, and wherein the semiconductor chip via bond connection elements with the contact pads electrically connected. In this case it is also possible that the expansion joints completely penetrate the wiring substrate and into the plastic housing compound rich and thus have a depth that is greater than the thickness of the wiring substrate. This embodiment of the Invention also improves the resilience of the external contacts of the semiconductor device.
Bei Halbleiterbauteilen, die einen Halbleiterchip mit Flipchipkontakten aufweisen, wird ein Verdrahtungssubstrat eingesetzt, das auf seiner Unterseite die Außenkontaktflächen aufweist und auf seiner Oberseite nicht vereinzelte Kontaktanschlussflächen, sondern vielmehr eine Verdrahtungsstruktur besitzt. Diese Verdrahtungsstruktur könnte beim Einbringen von Dehnungsfugen gefährdet sein. Deshalb ist in diesen Fällen die Tiefe der Dehnungsfugen geringer als die Dicke des Verdrahtungssubstrats.In semiconductor devices having a semiconductor chip with flip-chip contacts, a wiring substrate is used, which has the outer contact surfaces on its underside and on its upper side not sporadic contact pads, but rather has a wiring structure. This wiring structure could be compromised when introducing expansion joints. Therefore, in these cases, the depth of the expansion joints ge less than the thickness of the wiring substrate.
Ein Verfahren zur Herstellung mehrerer Halbleiterbauteile mit einem Kunststoffgehäuse und teilweise in Kunststoff eingebetteten Außenkontakten weist die nachfolgenden Verfahrenschritte auf. Zunächst wird ein Schaltungsträger zur Herstellung mehrerer Halbleiterbauteile in Halbleiterbauteilpositionen bereitgestellt. Dabei weisen die Halbleiterbauteilpositionen eine zentrale Chipanschlussfläche und die Chipanschlussfläche umgebende Außenkontaktkörper auf. Als nächster Schritt werden Halbleiterchips auf der Chipanschlussfläche der Halbleiterbauteilpositionen fixiert. Danach kann ein Formköper zwischen der Chipanschlussfläche und den Außenkontaktkörpern eingebracht werden, wobei der Formkörper in seinem Querschnitt und seiner Größe den in der Kunststoffmasse vorgesehenen Dehnungsfugen entspricht. Dieser Formkörper kann auch Teil einer Grundplatte einer Spritzgussform und/oder einer Dispensform sein, so dass die Dehnungsfugen automatisch beim Spritzgießen beziehungsweise beim Dispensen in die Kunststoffgehäusemasse eingeprägt werden.One Method for producing a plurality of semiconductor components with a Plastic housing and partially embedded in plastic external contacts has the following Procedural steps on. First becomes a circuit carrier for producing a plurality of semiconductor devices in semiconductor device positions provided. In this case, the semiconductor device positions have a central chip interface and the chip pad surrounding external contact body on. Next Stepping semiconductor chips on the chip pad of the Fixed semiconductor device positions. After that, a formed body between the chip interface and the outer contact bodies introduced be, wherein the shaped body in its cross section and its size in the plastic mass provided expansion joints corresponds. This shaped body can also part of a base plate of an injection mold and / or a Dispensform be, so that the expansion joints automatically during injection molding respectively be impressed during dispensing in the plastic housing composition.
Nun können die Verbindungselemente zwischen dem Halbleiterchip und den Außenkontaktkörpern durch Anbringen von Verbindungselementen elektrisch miteinander verbunden werden. Danach erfolgt ein Einbetten der Halbleiterchips, der Verbindungselemente, des Formkörpers und der Außenkontaktkörper in eine Kunststoffgehäusemasse unter Freilassen von Außenkontaktflächen der Außenkontaktkörper und einer Seite des Formkörpers, der auf der Unterseite in den Halbleiterbauteilpositionen angeordnet ist. Nach dem Einbetten kann der Formkörper unter Ausbildung von Dehnungsfugen von der Unterseite des Kunststoffgehäuses entfernt werden. Dies geschieht nach oder auch noch vor dem Auftrennen des Schaltungsträgers in einzelne Halbleiterbauteile.Now can the connecting elements between the semiconductor chip and the external contact bodies Attaching connecting elements electrically connected to each other become. Thereafter, an embedding of the semiconductor chips, the connecting elements, of the molding and the external contact body in a plastic housing compound under release of external contact surfaces of External contact body and one side of the molding, arranged on the bottom in the semiconductor device positions is. After embedding, the molded body with the formation of expansion joints be removed from the bottom of the plastic housing. This happens after or even before the separation of the circuit board in individual semiconductor components.
Dieses Verfahren hat den Vorteil, dass die Halbleiterbauteile kostengünstig hergestellt und kostengünstig mit Dehnungsfugen ausgestattet werden können, da lediglich die Bodenplatte der Spritzgussform und/oder der Dispensform entsprechend mit kleinem bandförmigen, auf einer Schmalseite stehenden Formkörper auszustatten sind. Das Einbringen von Formkörpern ermöglicht es auch, nicht nur zwischen der Chipanschlussfläche und den Außenkontaktkörpern, sondern auch rund um die Außenkontakte Formkörper zu positionieren, so dass jeder Außenkontakt individuell in Kunststoffgehäusemasse eingebettet werden kann und wie ein Flachdrahtbeinchen herkömmlicher Bauart nachgiebig wird.This Method has the advantage that the semiconductor devices manufactured inexpensively and cost-effective can be equipped with expansion joints, as only the bottom plate the injection mold and / or the Dispensform according to small ribbon-like, Equipped on a narrow side moldings are. The Introduction of moldings allows it also, not only between the chip pad and the outer contact bodies, but also around the external contacts moldings to position so that each external contact is embedded individually in plastic housing compound can be and yield like a Flachdrahtbeinchen conventional design becomes.
Das Entfernen des Formkörpers unter Ausbilden von Dehnungsfugen auf der Unterseite des Kunststoffgehäuses kann mittels Ätztechnik, Lösungsmitteln oder Veraschungstechnik erfolgen, wenn der Formkörper ein selbst tragender Körper ist und nicht eine Struktur einer Bodenplatte einer Spritzgussform ist. Dabei ist die Veraschungstechnik von Vorteil, zumal sie es er möglicht, durch Plasmazerstäubung gleichzeitig die Unterseite des Halbleiterbauteils zu polieren und auch Außenkontaktflächen zu reinigen und freizulegen.The Removing the molding forming expansion joints on the underside of the plastic housing by etching, solvents or ashing technique take place when the shaped body is a self-supporting body and is not a structure of a bottom plate of an injection mold. In this case, the ashing technology is advantageous, especially since it enables it, by plasma atomization at the same time to polish the bottom of the semiconductor device and also external contact surfaces too clean and expose.
Es ergibt sich eine andere Kostenstruktur, wenn nachträglich die Dehnungsfugen einzusägen sind oder durch Laserablation einzubringen sind, weil dazu ein zusätzlicher Fertigungsschritt mit zusätzlichen Werkzeugen erforderlich wird. Die Kosten beim Sägeschritt können dadurch verringert werden, dass Multi-Blade-Sägen für das Einbringen von Dehnungsnuten eingesetzt werden. Insbesondere sind diese Multi-Blade-Sägen in vorteilhafter Weise einsetzbar, wenn Dehnungsfugen auch zwischen Außenkontaktflächen in die Kunststoffgehäusemasse einzubringen sind, da mit einem einzigen Sägeschnitt jeder Randkantenbereich mit entsprechenden Dehnungsfugen zwischen den Außenkontaktflächen versehen werden kann.It This results in a different cost structure, if subsequently the Saw expansion joints are or by laser ablation are because an additional Production step with additional Tools is required. The costs of the sawing step can be reduced thereby that multi-blade saws for the Insertion of expansion grooves can be used. In particular, these are Multi-blade saws used advantageously, if expansion joints also between External contact surfaces in to introduce the plastic housing compound are there with a single saw cut each Edge edge area with corresponding expansion joints between the Provided external contact surfaces can be.
Anstelle der Sägetechnik ist auch die Möglichkeit gegeben, das Einbringen von Dehnungsfugen in die Kunststoffgehäusemasse mit einer Laserablation zu erreichen. Die Laserablation hat den Vorteil, dass auch unterschiedliche Materialien, wie ein Verdrahtungssubstrat und eine Kunststoffgehäusemasse, bis zu einer vorgegebenen Tiefe abgetragen werden können.Instead of the sawing technique is also the possibility given, the introduction of expansion joints in the plastic housing composition to achieve with a laser ablation. The laser ablation has the Advantage that also different materials, such as a wiring substrate and a plastic housing compound, can be removed to a predetermined depth.
Bei dem Zusammenbau des Halbleiterbauteils mit Dehnungsfugen kann der Halbleiterchip auf eine Chipanschlussfläche geklebt oder gelötet werden. Dabei wird häufig ein elektrisch leitender Klebstoff verwand.at the assembly of the semiconductor device with expansion joints of the Semiconductor chip glued or soldered to a chip pad. It becomes common an electrically conductive adhesive.
Das Anbringen von Verbindungselementen zwischen dem Halbleiterchip und den Außenkontaktkörpern kann vorzugsweise mittels Bondtechnik erfolgen. Dazu werden Bonddrähte auf entsprechenden Kontaktflächen der aktiven Oberseite des Halbleiterchips fixiert und mit entsprechenden Kontaktanschlussflächen auf den Oberseiten der Außenkontaktkörper formschlüssig verbunden. Beim anschließenden Einbetten der Verbindungselemente in einer Kunststoffgehäusemasse wird auch die Oberseite dieser Außenkontaktkörper vollständig in eine Kunststoffgehäusemasse und damit auch die Verbindung zu dem Verbindungselement eingebettet.The Attaching connecting elements between the semiconductor chip and the outer contact bodies can preferably by means of bonding technology. These are bonding wires on corresponding contact surfaces the active top of the semiconductor chip fixed and with corresponding Contact pads positively connected on the upper sides of the outer contact body. In the subsequent Embedding the fasteners in a plastic housing compound Also, the top of this outer contact body is completely in a plastic housing composition and thus also embedded the connection to the connection element.
Eine etwas andere Technik erfordert das Anbringen von Verbindungselementen zwischen einem Halbleiterchip, der Flipchipkontakte aufweist, und einem Verdrahtungssubstrat. Dazu weist das Verdrahtungssubstrat eine Verdrahtungsstruktur auf, die jedoch bei einem nachträglichen Einbringen von Dehnungsfugen nicht zerstört werden kann. Somit ist hier die Tiefe der Dehnungsfugen auf die Dicke des Verdrahtungssubstrats abzustimmen und wird geringer gehalten als die Dicke des Verdrahtungssubstrats.A somewhat different technique requires attaching connectors between a semiconductor die having flip chip contacts and a wiring substrate. For this purpose, the wiring substrate has a wiring structure, which, however, in a subsequent introduction of Deh can not be destroyed. Thus, here, the depth of the expansion joints is tuned to the thickness of the wiring substrate and kept smaller than the thickness of the wiring substrate.
Die Erfindung wird nun anhand der beigefügten Figuren näher erläutert.The The invention will now be described with reference to the accompanying figures.
Die
Außenkontaktkörper
Ein
derartiges Halbleiterbauteil
Aufgrund
ihrer Aufgaben weist das Halbleiterbauteil
Auch
das Halbleiterbauteil selbst besteht aus unterschiedlichen Materialien
mit verschiedenen Ausdehnungskoeffizienten der zusammengebauten Komponenten.
Wobei der Ausdehnungskoeffizient des hier als Flachleiter eingesetzten
Kupfers ungefähr
16 ppm/°K
und der hier in die Kunststoffgehäusemasse eingebettete Siliziumhalbleiterchip
einen thermischen Ausdehnungskoeffizienten von nur 3-4 ppm/°K aufweist.
Deshalb wird versucht die Verbindung zwischen dem Kupferschaltungsträger für den Siliziumhalbleiterchip
zu stärken.
Dazu wird das Material des Lötvorgangs
optimiert, was jedoch mit einem hohen Aufwand an Kosten verbunden
ist. Bei herkömmlichen
Halbleiterbauelementen mit einem Kunststoffgehäuse und herausragenden Beinchen aus
Flachdraht wird das Problem der zuverlässigen elektrischen Verbindungen
zwischen den aus Flachdraht bestehenden Leitungen und einer übergeordneten
Schaltungsplatine durch die Nachgiebigkeit dieser Beinchen aus Flachdrähten bewirkt.
Bei dem hier in
Um
diese Probleme zu mildern, zeigt die
Eine
derartige Dehnungsfuge
Diese
elastische Verformung wird hier lediglich in der Kunststoffgehäusemasse
vollzogen. Dabei sorgt die anspruchsvolle Verankerung der QFN-Außenkontaktkörper
Derartige
insbesondere geschlossene Dehnungsfugen
Demgegenüber zeigt
- 11
- Halbleiterbauteil (1. Ausführungsform)Semiconductor device (1st embodiment)
- 22
- Halbleiterbauteil (2. Ausführungsform)Semiconductor device (2nd embodiment)
- 33
- Halbleiterbauteil (3. Ausführungsform)Semiconductor device (3rd embodiment)
- 44
- Halbleiterbauteil (4. Ausführungsform)Semiconductor device (4th embodiment)
- 55
- Halbleiterbauteil (5. Ausführungsform)Semiconductor device (5th embodiment)
- 66
- Halbleiterbauteil (6. Ausführungsform)Semiconductor device (6th Embodiment)
- 77
- KunststoffgehäusePlastic housing
- 88th
- Außenkontaktoutside Contact
- 99
- Unterseite des Kunststoffgehäusesbottom of the plastic housing
- 1010
- RandkantenbereichMarginal edge region
- 1111
- AußenkontaktflächeExternal contact area
- 1212
- zentraler Bereichcentrally Area
- 1313
- HalbleiterchipSemiconductor chip
- 1414
- Dehnungsfugeexpansion
- 1515
- KunststoffgehäusemassePlastic housing composition
- 1616
- erste Randkantefirst edge
- 1717
- zweite Randkantesecond edge
- 1818
- dritte Randkantethird edge
- 1919
- vierte Randkantefourth edge
- 2020
- geschlossene Dehnungsfugeclosed expansion
- 2121
- Querfuge zwischen Außenkontaktentransverse joint between external contacts
- 2222
- Chipinselchip island
- 2323
- FlachleiteranschlussBeam lead
- 2424
- FlachleiterstückeLead pieces
- 2525
- Verdrahtungssubstratwiring substrate
- 2626
- KontaktanschlussflächeContact pad
- 2727
- Unterseite des Verdrahtungssubstratsbottom of the wiring substrate
- 2828
- Oberseite des Verdrahtungssubstratstop of the wiring substrate
- 2929
- BondverbindungselementBond connecting element
- 3030
- Bonddrahtbonding wire
- 3131
- FlipchipkontaktFlipchipkontakt
- 3232
- Verdrahtungsstrukturwiring structure
- 3333
- gummielastisches Materialelastomeric material
- 3434
- Schaltungsträgercircuit support
- 3535
- ChipanschlussflächeChip pad
- 3636
- AußenkontaktkörperExternal contact body
- 3737
- Randseite des Kunststoffgehäusesedge side of the plastic housing
- 3838
- Randseite des Kunststoffgehäusesedge side of the plastic housing
- 3939
- Randseite des Kunststoffgehäusesedge side of the plastic housing
- 4040
- Randseite des Kunststoffgehäusesedge side of the plastic housing
- 4141
- Rückseite des Halbleiterchipsback of the semiconductor chip
- 4242
- Oberseite des Halbleiterchipstop of the semiconductor chip
- 4343
- Kontaktfläche des HalbleiterchipsContact surface of the Semiconductor chips
- 4444
- Kontaktanschlussfläche des AußenkontaktkörpersContact surface of the External contact body
- 4545
- Oberseite des Außenkontaktkörperstop of the external contact body
- 4646
- gestrichelte Liniedashed line
- 4747
- Durchkontaktby contact
- DD
- Dicke des Verdrahtungssubstratsthickness of the wiring substrate
- dd
- Dicke der Flachleiterstückethickness the flat conductor pieces
- tt
- Tiefe der Dehnungsfugedepth the expansion joint
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102006015241A DE102006015241A1 (en) | 2006-03-30 | 2006-03-30 | Quad flat non-leaded package semiconductor component, has expansion joint arranged in plastic housing and provided between border angle region and outer contact surfaces of outer contact and central region of housing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102006015241A DE102006015241A1 (en) | 2006-03-30 | 2006-03-30 | Quad flat non-leaded package semiconductor component, has expansion joint arranged in plastic housing and provided between border angle region and outer contact surfaces of outer contact and central region of housing |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102006015241A1 true DE102006015241A1 (en) | 2007-06-28 |
Family
ID=38108953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102006015241A Ceased DE102006015241A1 (en) | 2006-03-30 | 2006-03-30 | Quad flat non-leaded package semiconductor component, has expansion joint arranged in plastic housing and provided between border angle region and outer contact surfaces of outer contact and central region of housing |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102006015241A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2983201A1 (en) * | 2014-08-08 | 2016-02-10 | MediaTek, Inc | Integrated circuit with stress releasing structure |
US9786585B2 (en) | 2015-04-20 | 2017-10-10 | Nxp B.V. | Lead-frame |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1992006495A1 (en) * | 1990-09-27 | 1992-04-16 | E.I. Du Pont De Nemours And Company | Thermal stress-relieved composite microelectronic device |
US6229200B1 (en) * | 1998-06-10 | 2001-05-08 | Asat Limited | Saw-singulated leadless plastic chip carrier |
US6498393B2 (en) * | 1999-12-27 | 2002-12-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for the fabrication thereof |
DE10132385A1 (en) * | 2001-07-06 | 2003-01-23 | Infineon Technologies Ag | Electronic component used in integrated circuits has outer edge contacts distributed on the lower side, and a semiconductor chip embedded in a plastic pressed composition and arranged on a chip island forming an outer contact |
WO2003073500A1 (en) * | 2002-02-28 | 2003-09-04 | Infineon Technologies Ag | A substrate for a semiconductor device |
DE10361106A1 (en) * | 2003-12-22 | 2005-05-04 | Infineon Technologies Ag | Semiconductor component with semiconductor chip and rigid wiring board, which, on its underside, contains outer contacts and, on its top side, carries semiconductor chip |
-
2006
- 2006-03-30 DE DE102006015241A patent/DE102006015241A1/en not_active Ceased
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1992006495A1 (en) * | 1990-09-27 | 1992-04-16 | E.I. Du Pont De Nemours And Company | Thermal stress-relieved composite microelectronic device |
US6229200B1 (en) * | 1998-06-10 | 2001-05-08 | Asat Limited | Saw-singulated leadless plastic chip carrier |
US6498393B2 (en) * | 1999-12-27 | 2002-12-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for the fabrication thereof |
DE10132385A1 (en) * | 2001-07-06 | 2003-01-23 | Infineon Technologies Ag | Electronic component used in integrated circuits has outer edge contacts distributed on the lower side, and a semiconductor chip embedded in a plastic pressed composition and arranged on a chip island forming an outer contact |
WO2003073500A1 (en) * | 2002-02-28 | 2003-09-04 | Infineon Technologies Ag | A substrate for a semiconductor device |
DE10361106A1 (en) * | 2003-12-22 | 2005-05-04 | Infineon Technologies Ag | Semiconductor component with semiconductor chip and rigid wiring board, which, on its underside, contains outer contacts and, on its top side, carries semiconductor chip |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2983201A1 (en) * | 2014-08-08 | 2016-02-10 | MediaTek, Inc | Integrated circuit with stress releasing structure |
CN105374761A (en) * | 2014-08-08 | 2016-03-02 | 联发科技股份有限公司 | Integrated circuit package |
US9905515B2 (en) | 2014-08-08 | 2018-02-27 | Mediatek Inc. | Integrated circuit stress releasing structure |
CN105374761B (en) * | 2014-08-08 | 2019-08-23 | 联发科技股份有限公司 | Integrated antenna package |
US9786585B2 (en) | 2015-04-20 | 2017-10-10 | Nxp B.V. | Lead-frame |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE10129388B4 (en) | Method for producing an electronic component | |
DE102006005645B4 (en) | Stackable device, device stack and process for their manufacture | |
DE112005003614B4 (en) | Semiconductor module for a switching power supply and method for its assembly | |
DE10333841A1 (en) | Semiconductor component in semiconductor chip size with flip-chip outer contacts and method for producing the same | |
DE102006001767B4 (en) | Semiconductor module with semiconductor chips and method for producing the same | |
DE10250538A1 (en) | Electronic component with two or more semiconductor chips, has circuit carrier flush with active surface of chips, forming fine wiring plane with contact terminals at edges | |
WO2017032772A1 (en) | Laser component and method for producing same | |
DE102011003195B4 (en) | Component and method for manufacturing a component | |
DE102015115122B4 (en) | Power semiconductor module with two-part housing | |
WO2021008813A1 (en) | Component and method for producing a component | |
WO2014122021A1 (en) | Laser component and method for the production thereof | |
DE10124970B4 (en) | Electronic component with a semiconductor chip on a semiconductor chip connection plate, system carrier and method for the production thereof | |
DE112014003204B4 (en) | power module | |
DE112014000943B4 (en) | Optoelectronic semiconductor component and method for its manufacture | |
DE102006015241A1 (en) | Quad flat non-leaded package semiconductor component, has expansion joint arranged in plastic housing and provided between border angle region and outer contact surfaces of outer contact and central region of housing | |
DE102006024147B3 (en) | An electronic module including a semiconductor device package and a semiconductor chip and method of making the same | |
EP2260511B1 (en) | Component arrangement and method for producing a component arrangement | |
DE10333840B4 (en) | Semiconductor component with a plastic housing, which has a Umverdrahrungsstruktur and method for their preparation | |
DE102006045415A1 (en) | Component e.g. integrated circuit, assembly, has molding material completely surrounding carrier e.g. printed circuit board, and component and partially surrounding electrical contact strip, and holes formed beneath component | |
DE102013102857A1 (en) | Clamping frame semiconductor package and method of making the same | |
EP1403921A2 (en) | Electronic device with stacked semiconductor chips and associated manufacturing process | |
DE10139985B4 (en) | Electronic component with a semiconductor chip and method for its production | |
DE102016205966A1 (en) | Electronic unit with ESD protection arrangement | |
EP2302987B1 (en) | Integration of SMD components in an IC housing | |
DE10047135B4 (en) | Process for producing a plastic-encased component and plastic-coated component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OAV | Publication of unexamined application with consent of applicant | ||
OP8 | Request for examination as to paragraph 44 patent law | ||
8131 | Rejection |