DE10218990B4 - Nichtflüchtiges Speicherbauelement und Verfahren zur Herstellung sowie zum Programmieren, Lesen und Löschen von Daten - Google Patents

Nichtflüchtiges Speicherbauelement und Verfahren zur Herstellung sowie zum Programmieren, Lesen und Löschen von Daten Download PDF

Info

Publication number
DE10218990B4
DE10218990B4 DE10218990A DE10218990A DE10218990B4 DE 10218990 B4 DE10218990 B4 DE 10218990B4 DE 10218990 A DE10218990 A DE 10218990A DE 10218990 A DE10218990 A DE 10218990A DE 10218990 B4 DE10218990 B4 DE 10218990B4
Authority
DE
Germany
Prior art keywords
programming
reading
making
memory device
volatile memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE10218990A
Other languages
English (en)
Other versions
DE10218990A1 (de
Inventor
Seong-Gyun Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of DE10218990A1 publication Critical patent/DE10218990A1/de
Application granted granted Critical
Publication of DE10218990B4 publication Critical patent/DE10218990B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66833Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0466Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
    • G11C16/0475Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40117Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/792Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • H01L29/7923Programmable transistors with more than two possible different levels of programmation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B99/00Subject matter not provided for in other groups of this subclass
DE10218990A 2001-04-25 2002-04-24 Nichtflüchtiges Speicherbauelement und Verfahren zur Herstellung sowie zum Programmieren, Lesen und Löschen von Daten Expired - Fee Related DE10218990B4 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2001-0022389A KR100389130B1 (ko) 2001-04-25 2001-04-25 2비트 동작의 2트랜지스터를 구비한 불휘발성 메모리소자

Publications (2)

Publication Number Publication Date
DE10218990A1 DE10218990A1 (de) 2002-11-07
DE10218990B4 true DE10218990B4 (de) 2007-05-16

Family

ID=19708708

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10218990A Expired - Fee Related DE10218990B4 (de) 2001-04-25 2002-04-24 Nichtflüchtiges Speicherbauelement und Verfahren zur Herstellung sowie zum Programmieren, Lesen und Löschen von Daten

Country Status (5)

Country Link
US (6) US6768681B2 (de)
JP (1) JP4412881B2 (de)
KR (1) KR100389130B1 (de)
DE (1) DE10218990B4 (de)
TW (1) TW541693B (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003031700A (ja) * 2001-07-12 2003-01-31 Sony Corp 不揮発性半導体記憶装置、その動作方法および製造方法
JP2003078045A (ja) * 2001-09-03 2003-03-14 Sony Corp 不揮発性半導体記憶装置およびその製造方法
US6925007B2 (en) 2001-10-31 2005-08-02 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
US6897522B2 (en) 2001-10-31 2005-05-24 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
KR100418588B1 (ko) * 2001-11-27 2004-02-14 주식회사 하이닉스반도체 반도체 소자 및 그 제조 방법
KR100475119B1 (ko) * 2002-11-26 2005-03-10 삼성전자주식회사 Sonos 셀이 채용된 nor 형 플래시 메모리 소자의동작 방법
US6737701B1 (en) * 2002-12-05 2004-05-18 Advanced Micro Devices, Inc. Structure and method for reducing charge loss in a memory cell
KR100586073B1 (ko) * 2002-12-26 2006-06-07 매그나칩 반도체 유한회사 0.35 ㎛ 표준 공정을 적용한 2비트 플래시 셀 및 그제조방법
WO2004070796A2 (en) * 2003-02-04 2004-08-19 Applied Materials, Inc. Tailoring nitrogen profile in silicon oxynitride using rapid thermal annealing with ammonia under ultra-low pressure
KR100464861B1 (ko) * 2003-02-24 2005-01-06 삼성전자주식회사 불 휘발성 메모리 소자의 형성 방법
JP3873908B2 (ja) * 2003-02-28 2007-01-31 セイコーエプソン株式会社 不揮発性半導体記憶装置及びその製造方法
US7095645B2 (en) * 2003-06-02 2006-08-22 Ambient Systems, Inc. Nanoelectromechanical memory cells and data storage devices
KR100498507B1 (ko) * 2003-08-08 2005-07-01 삼성전자주식회사 자기정렬형 1 비트 소노스(sonos) 셀 및 그 형성방법
KR100526479B1 (ko) * 2003-12-31 2005-11-08 동부아남반도체 주식회사 플래시 메모리 제조방법
KR100608142B1 (ko) * 2003-12-31 2006-08-02 동부일렉트로닉스 주식회사 비휘발성 메모리 소자의 제조 방법
KR100602939B1 (ko) * 2003-12-31 2006-07-19 동부일렉트로닉스 주식회사 비휘발성 메모리 소자
KR100606535B1 (ko) * 2003-12-31 2006-07-31 동부일렉트로닉스 주식회사 플래시 메모리 제조방법
JP4223427B2 (ja) 2004-03-30 2009-02-12 株式会社ルネサステクノロジ 不揮発性半導体記憶装置及びそのデータ書き換え方法
US7057939B2 (en) 2004-04-23 2006-06-06 Sandisk Corporation Non-volatile memory and control with improved partial page program capability
DE112004003019T5 (de) * 2004-11-30 2008-01-03 Spansion LLC, Santa Clara Nicht-flüchtiges Speicherbauelement und Verfahren zu dessen Herstellung
JP2006222367A (ja) * 2005-02-14 2006-08-24 Oki Electric Ind Co Ltd 不揮発性半導体メモリ装置、駆動方法、及び製造方法
KR100672998B1 (ko) * 2005-02-14 2007-01-24 삼성전자주식회사 불휘발성 메모리 소자, 그 구동 방법 및 형성 방법
KR100632953B1 (ko) 2005-03-07 2006-10-12 삼성전자주식회사 메모리 소자, 상기 메모리 소자를 위한 메모리 배열 및 상기 메모리 배열의 구동 방법
JP4461042B2 (ja) * 2005-03-11 2010-05-12 Okiセミコンダクタ株式会社 不揮発性メモリの製造方法
JP2006278987A (ja) * 2005-03-30 2006-10-12 Nec Electronics Corp 不揮発性記憶素子およびその製造方法
TWI277204B (en) * 2005-06-27 2007-03-21 Powerchip Semiconductor Corp Non-volatile memory and manufacturing method and operating method thereof
JP4902972B2 (ja) 2005-07-15 2012-03-21 ルネサスエレクトロニクス株式会社 不揮発性記憶素子の制御方法
US7294888B1 (en) * 2005-09-30 2007-11-13 Xilinx, Inc. CMOS-compatible non-volatile memory cell with lateral inter-poly programming layer
US20070105295A1 (en) * 2005-11-08 2007-05-10 Dongbuanam Semiconductor Inc. Method for forming lightly-doped-drain metal-oxide-semiconductor (LDD MOS) device
TWI333691B (en) * 2006-05-23 2010-11-21 Ememory Technology Inc Nonvolatile memory with twin gate and method of operating the same
US7579243B2 (en) 2006-09-26 2009-08-25 Freescale Semiconductor, Inc. Split gate memory cell method
JP5311784B2 (ja) * 2006-10-11 2013-10-09 ルネサスエレクトロニクス株式会社 半導体装置
WO2008072692A1 (ja) * 2006-12-15 2008-06-19 Nec Corporation 不揮発性記憶装置及びその製造方法
US7416945B1 (en) * 2007-02-19 2008-08-26 Freescale Semiconductor, Inc. Method for forming a split gate memory device
KR20090010481A (ko) * 2007-07-23 2009-01-30 삼성전자주식회사 선택 트랜지스터를 프로그램하는 낸드 플래시 메모리 장치및 그것의 프로그램 방법
KR100895854B1 (ko) * 2007-10-25 2009-05-06 한양대학교 산학협력단 2개의 제어 게이트들을 가지는 플래시 메모리의 제조 방법
US7902022B2 (en) * 2008-07-29 2011-03-08 Freescale Semiconductor, Inc. Self-aligned in-laid split gate memory and method of making
KR20100025333A (ko) * 2008-08-27 2010-03-09 삼성전자주식회사 반도체 장치의 프로그램 및 센싱 방법
TWI406397B (zh) * 2008-11-12 2013-08-21 Ememory Technology Inc 非揮發性記憶體
US8345475B2 (en) * 2009-11-17 2013-01-01 International Business Machines Corporation Non volatile cell and architecture with single bit random access read, program and erase
US8682809B2 (en) 2012-04-18 2014-03-25 Scorpcast, Llc System and methods for providing user generated video reviews
US8907411B2 (en) 2013-03-13 2014-12-09 Macronix International Co., Ltd. Semiconductor element and manufacturing method and operating method of the same
KR102027443B1 (ko) * 2013-03-28 2019-11-04 에스케이하이닉스 주식회사 불휘발성 메모리소자 및 그 동작방법
TWI699897B (zh) * 2014-11-21 2020-07-21 日商半導體能源研究所股份有限公司 半導體裝置
US11355508B2 (en) * 2020-08-13 2022-06-07 Micron Technology, Inc. Devices including floating vias and related systems and methods

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5768192A (en) * 1996-07-23 1998-06-16 Saifun Semiconductors, Ltd. Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping
US5910912A (en) * 1992-10-30 1999-06-08 International Business Machines Corporation Flash EEPROM with dual-sidewall gate

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4446535A (en) * 1981-12-31 1984-05-01 International Business Machines Corporation Non-inverting non-volatile dynamic RAM cell
JPS62263672A (ja) * 1986-05-12 1987-11-16 Hitachi Vlsi Eng Corp 半導体集積回路装置の製造方法
JPH07120720B2 (ja) * 1987-12-17 1995-12-20 三菱電機株式会社 不揮発性半導体記憶装置
JP3214715B2 (ja) * 1991-10-25 2001-10-02 ローム株式会社 半導体記憶素子
US5313421A (en) * 1992-01-14 1994-05-17 Sundisk Corporation EEPROM with split gate source side injection
JP3233998B2 (ja) * 1992-08-28 2001-12-04 株式会社東芝 不揮発性半導体記憶装置の製造方法
KR0152496B1 (ko) * 1992-10-30 1998-10-01 윌리암 티. 엘리스 이이피롬 셀, 집적회로 이이피롬 이중 게이트 전계효과 트랜지스터 형성 방법 및 이이피롬 메모리 어레이 형성 방법
KR970000870B1 (ko) * 1992-12-02 1997-01-20 마쯔시다덴기산교 가부시기가이샤 반도체메모리장치
JP2921812B2 (ja) * 1992-12-24 1999-07-19 シャープ株式会社 不揮発性半導体記憶装置
US5422504A (en) * 1994-05-02 1995-06-06 Motorola Inc. EEPROM memory device having a sidewall spacer floating gate electrode and process
SG79200A1 (en) * 1995-08-21 2001-03-20 Matsushita Electric Ind Co Ltd Ferroelectric memory devices and method for testing them
JP3560266B2 (ja) * 1995-08-31 2004-09-02 株式会社ルネサステクノロジ 半導体装置及び半導体データ装置
JPH09116119A (ja) * 1995-10-13 1997-05-02 Sony Corp 不揮発性半導体記憶装置
JPH09147577A (ja) * 1995-11-24 1997-06-06 Sony Corp 強誘電体記憶装置
US6057575A (en) * 1996-03-18 2000-05-02 Integrated Memory Technologies, Inc. Scalable flash EEPROM memory cell, method of manufacturing and operation thereof
JP2870478B2 (ja) * 1996-04-25 1999-03-17 日本電気株式会社 不揮発性半導体記憶装置及びその動作方法
US6091101A (en) * 1998-03-30 2000-07-18 Worldwide Semiconductor Manufacturing Corporation Multi-level flash memory using triple well
US6243289B1 (en) * 1998-04-08 2001-06-05 Micron Technology Inc. Dual floating gate programmable read only memory cell structure and method for its fabrication and operation
KR20000027273A (ko) * 1998-10-27 2000-05-15 김영환 플래쉬 메모리의 제조 방법
US6317349B1 (en) * 1999-04-16 2001-11-13 Sandisk Corporation Non-volatile content addressable memory
US6151248A (en) * 1999-06-30 2000-11-21 Sandisk Corporation Dual floating gate EEPROM cell array with steering gates shared by adjacent cells
JP4899241B2 (ja) * 1999-12-06 2012-03-21 ソニー株式会社 不揮発性半導体記憶装置およびその動作方法
US6577531B2 (en) * 2000-04-27 2003-06-10 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile memory and semiconductor device
US6256216B1 (en) * 2000-05-18 2001-07-03 Integrated Device Technology, Inc. Cam array with minimum cell size
WO2002019341A2 (en) * 2000-08-30 2002-03-07 Micron Technology, Inc. Semiconductor memory having dual port cell supporting hidden refresh
US6282118B1 (en) * 2000-10-06 2001-08-28 Macronix International Co. Ltd. Nonvolatile semiconductor memory device
US6531350B2 (en) * 2001-02-22 2003-03-11 Halo, Inc. Twin MONOS cell fabrication method and array organization
TW508590B (en) * 2001-05-09 2002-11-01 Macronix Int Co Ltd Operating method of flash memory with symmetrical dual channel
US6621115B2 (en) * 2001-11-06 2003-09-16 Integrated Memory Technologies, Inc. Scalable flash EEPROM memory cell with floating gate spacer wrapped by control gate

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5910912A (en) * 1992-10-30 1999-06-08 International Business Machines Corporation Flash EEPROM with dual-sidewall gate
US5768192A (en) * 1996-07-23 1998-06-16 Saifun Semiconductors, Ltd. Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping

Also Published As

Publication number Publication date
US20040223356A1 (en) 2004-11-11
US20020196665A1 (en) 2002-12-26
US6912162B2 (en) 2005-06-28
US20050002226A1 (en) 2005-01-06
KR20020082668A (ko) 2002-10-31
JP4412881B2 (ja) 2010-02-10
DE10218990A1 (de) 2002-11-07
US20040219734A1 (en) 2004-11-04
US20040218445A1 (en) 2004-11-04
JP2003017600A (ja) 2003-01-17
US6768681B2 (en) 2004-07-27
TW541693B (en) 2003-07-11
US20050218444A1 (en) 2005-10-06
US6861699B2 (en) 2005-03-01
US7075144B2 (en) 2006-07-11
US6900089B2 (en) 2005-05-31
KR100389130B1 (ko) 2003-06-25
US6922361B2 (en) 2005-07-26

Similar Documents

Publication Publication Date Title
DE10218990B4 (de) Nichtflüchtiges Speicherbauelement und Verfahren zur Herstellung sowie zum Programmieren, Lesen und Löschen von Daten
DE60041376D1 (de) Nichtflüchtige Halbleiter-Speichereinrichtung und Methode zur Datenlöschkontrolle
DE69723700D1 (de) Verfahren zur Programmierung eines nichtflüchtigen Mehrpegelspeichers und nichtflüchtiger Mehrpegelspeicher
DE4495101T1 (de) Speicherelemente, nichtflüchtige Speicher, nichtflüchtige Speichervorrichtungen und darauf basierende Verfahren zur Informationsspeicherung
DE60317768D1 (de) Leseverfahren eines nichtflüchtigen Halbleiterspeichers und zugehörige Vorrichtung
DE602004015813D1 (de) Speichervorrichtung und verfahren zur löschung derselben
DE60324117D1 (de) Multibit Speicheranordnung und Verfahren zur Programmierung und zum Auslesen derselben
DE10194689T1 (de) Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Herstellung
DE60111348D1 (de) Verfahren zum Auslesen eines nichtflüchtigen Halbleiterspeichers und nichtflüchtiger Halbleiterspeicher
DE19983420T1 (de) Verfahren und Einrichtungen zum Aktualisieren eines nicht-flüchtigen Speichers
DE60217883D1 (de) Verfahren zum schreiben von daten in einen nicht flüchtigen speicher
DE60301839D1 (de) Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Betrieb
DE10194725T1 (de) Gerät und Verfahren zur Aufzeichnung/Wiedergabe von Audiodaten, in die Zusatzinformation eingebettet ist
DE69616693T2 (de) Nichtflüchtiger Speicher und Verfahren zu seiner Programmierung
DE69714353D1 (de) Nichtflüchtige Speicherzelle mit einzigem Gate und Verfahren zur Benutzung
DE69428516T2 (de) Flash-EEPROM-Speicher-Matrix und Verfahren zur Vorspannung
DE602004005939D1 (de) Vorrichtung und Verfahren zur Datenverwaltung nichtflüchtiger Speicher
DE69630758D1 (de) Ferroelektrischer Speicher und Datenleseverfahren von diesem Speicher
DE69909930D1 (de) Verfahren zum Löschen und Programmieren von Speicheranordnungen
EP1622162A4 (de) Ferroelektrischer speicher und verfahren zum lesen seiner daten
DE60332176D1 (de) Datenaufzeichnungsmedium, Lesevorrichtung, Aufzeichnungsvorrichtung und Verfahren dafür
DE60207641D1 (de) Halbleiterspeicher, Informationsgerät und Verfahren zur Bestimmung von Speicherzugriffzeit des Halbleiterspeichers
DE60136769D1 (de) Kohlestoffenthaltendes Material verwendender wiederbeschreibbarer Datenspeicher und Schreib-/Lesekopf
DE60132267D1 (de) Informationsverteilungssystem, Informationsempfangsgerät, Listenherstellungsmethode, Methode zum Löschen von Daten und Informationsspeicherverfahren
DE60222891D1 (de) Nichtflüchtige Speicheranordnung und Selbstreparatur-Verfahren

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8364 No opposition during term of opposition
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee