JPS61148551A
(ja)
*
|
1984-12-24 |
1986-07-07 |
Hitachi Ltd |
アドレス変換方式
|
US4763245A
(en)
*
|
1985-10-30 |
1988-08-09 |
International Business Machines Corporation |
Branch prediction mechanism in which a branch history table is updated using an operand sensitive branch table
|
US4755935A
(en)
*
|
1986-01-27 |
1988-07-05 |
Schlumberger Technology Corporation |
Prefetch memory system having next-instruction buffer which stores target tracks of jumps prior to CPU access of instruction
|
EP0258453B1
(de)
*
|
1986-02-28 |
1993-05-19 |
Nec Corporation |
Steuervorrichtung zum vorabruf von befehlen
|
US4991080A
(en)
*
|
1986-03-13 |
1991-02-05 |
International Business Machines Corporation |
Pipeline processing apparatus for executing instructions in three streams, including branch stream pre-execution processor for pre-executing conditional branch instructions
|
JPS6356731A
(ja)
*
|
1986-08-27 |
1988-03-11 |
Mitsubishi Electric Corp |
デ−タ処理装置
|
JPS6393041A
(ja)
*
|
1986-10-07 |
1988-04-23 |
Mitsubishi Electric Corp |
計算機
|
JPS6393038A
(ja)
*
|
1986-10-07 |
1988-04-23 |
Mitsubishi Electric Corp |
計算機
|
JPS6398737A
(ja)
*
|
1986-10-15 |
1988-04-30 |
Mitsubishi Electric Corp |
デ−タ処理装置
|
JPS63317828A
(ja)
*
|
1987-06-19 |
1988-12-26 |
Fujitsu Ltd |
マイクロコ−ド読み出し制御方式
|
US5134561A
(en)
*
|
1987-07-20 |
1992-07-28 |
International Business Machines Corporation |
Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries
|
US4894772A
(en)
*
|
1987-07-31 |
1990-01-16 |
Prime Computer, Inc. |
Method and apparatus for qualifying branch cache entries
|
US4943908A
(en)
*
|
1987-12-02 |
1990-07-24 |
International Business Machines Corporation |
Multiple branch analyzer for prefetching cache lines
|
JPH01154261A
(ja)
*
|
1987-12-11 |
1989-06-16 |
Toshiba Corp |
情報処理装置
|
JPH01271838A
(ja)
*
|
1988-04-22 |
1989-10-30 |
Fujitsu Ltd |
マイクロプログラム分岐方法
|
US5101341A
(en)
*
|
1988-08-25 |
1992-03-31 |
Edgcore Technology, Inc. |
Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO
|
JP2722523B2
(ja)
*
|
1988-09-21 |
1998-03-04 |
日本電気株式会社 |
命令先取り装置
|
JPH0778735B2
(ja)
*
|
1988-12-05 |
1995-08-23 |
松下電器産業株式会社 |
キャッシュ装置と命令読出し装置
|
US5034880A
(en)
*
|
1988-12-22 |
1991-07-23 |
Wang Laboratories, Inc. |
Apparatus and method for executing a conditional branch instruction
|
US5099415A
(en)
*
|
1989-02-15 |
1992-03-24 |
International Business Machines |
Guess mechanism for virtual address translation
|
US5689670A
(en)
*
|
1989-03-17 |
1997-11-18 |
Luk; Fong |
Data transferring system with multiple port bus connecting the low speed data storage unit and the high speed data storage unit and the method for transferring data
|
DE69030931T2
(de)
*
|
1989-04-24 |
1998-01-15 |
Ibm |
Mehrfachsequenzprozessorsystem
|
US5146578A
(en)
*
|
1989-05-01 |
1992-09-08 |
Zenith Data Systems Corporation |
Method of varying the amount of data prefetched to a cache memory in dependence on the history of data requests
|
WO1991004536A1
(en)
*
|
1989-09-20 |
1991-04-04 |
Dolphin Server Technology A/S |
Instruction cache architecture for parallel issuing of multiple instructions
|
JPH03139726A
(ja)
*
|
1989-10-26 |
1991-06-13 |
Hitachi Ltd |
命令読出し制御方式
|
US5230068A
(en)
*
|
1990-02-26 |
1993-07-20 |
Nexgen Microsystems |
Cache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequence
|
EP0449369B1
(de)
*
|
1990-03-27 |
1998-07-29 |
Koninklijke Philips Electronics N.V. |
Datenverarbeitungssystem mit einem leistungsverbessernden Befehlscachespeicher
|
EP0457403B1
(de)
*
|
1990-05-18 |
1998-01-21 |
Koninklijke Philips Electronics N.V. |
Mehrstufiger Befehlscachespeicher und Verwendungsverfahren dafür
|
JPH0460720A
(ja)
*
|
1990-06-29 |
1992-02-26 |
Hitachi Ltd |
条件分岐命令制御方式
|
JP2773471B2
(ja)
*
|
1991-07-24 |
1998-07-09 |
日本電気株式会社 |
情報処理装置
|
US5386526A
(en)
*
|
1991-10-18 |
1995-01-31 |
Sun Microsystems, Inc. |
Cache memory controller and method for reducing CPU idle time by fetching data during a cache fill
|
US5434985A
(en)
*
|
1992-08-11 |
1995-07-18 |
International Business Machines Corporation |
Simultaneous prediction of multiple branches for superscalar processing
|
DE69431737T2
(de)
*
|
1993-02-24 |
2003-04-24 |
Matsushita Electric Ind Co Ltd |
Vorrichtung und Verfahren zum Speicherlesezugriff mit hoher Geschwindigkeit
|
JP2596712B2
(ja)
*
|
1993-07-01 |
1997-04-02 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
近接した分岐命令を含む命令の実行を管理するシステム及び方法
|
JP2801135B2
(ja)
*
|
1993-11-26 |
1998-09-21 |
富士通株式会社 |
パイプラインプロセッサの命令読み出し方法及び命令読み出し装置
|
US5471597A
(en)
*
|
1993-12-23 |
1995-11-28 |
Unisys Corporation |
System and method for executing branch instructions wherein branch target addresses are dynamically selectable under programmer control from writable branch address tables
|
GB2293670A
(en)
*
|
1994-08-31 |
1996-04-03 |
Hewlett Packard Co |
Instruction cache
|
US5634119A
(en)
*
|
1995-01-06 |
1997-05-27 |
International Business Machines Corporation |
Computer processing unit employing a separate millicode branch history table
|
US5625808A
(en)
*
|
1995-03-31 |
1997-04-29 |
International Business Machines Corporation |
Read only store as part of cache store for storing frequently used millicode instructions
|
US6356918B1
(en)
|
1995-07-26 |
2002-03-12 |
International Business Machines Corporation |
Method and system for managing registers in a data processing system supports out-of-order and speculative instruction execution
|
US5794024A
(en)
*
|
1996-03-25 |
1998-08-11 |
International Business Machines Corporation |
Method and system for dynamically recovering a register-address-table upon occurrence of an interrupt or branch misprediction
|
FR2757306B1
(fr)
*
|
1996-12-17 |
1999-01-15 |
Sgs Thomson Microelectronics |
Procede et dispositif de lecture avec prediction d'une memoire
|
US5774712A
(en)
*
|
1996-12-19 |
1998-06-30 |
International Business Machines Corporation |
Instruction dispatch unit and method for mapping a sending order of operations to a receiving order
|
US6119222A
(en)
*
|
1996-12-23 |
2000-09-12 |
Texas Instruments Incorporated |
Combined branch prediction and cache prefetch in a microprocessor
|
US6230260B1
(en)
|
1998-09-01 |
2001-05-08 |
International Business Machines Corporation |
Circuit arrangement and method of speculative instruction execution utilizing instruction history caching
|
US20110107314A1
(en)
*
|
2008-06-27 |
2011-05-05 |
Boris Artashesovich Babayan |
Static code recognition for binary translation
|
US9654483B1
(en)
*
|
2014-12-23 |
2017-05-16 |
Amazon Technologies, Inc. |
Network communication rate limiter
|
US9569613B2
(en)
*
|
2014-12-23 |
2017-02-14 |
Intel Corporation |
Techniques for enforcing control flow integrity using binary translation
|
US9438412B2
(en)
*
|
2014-12-23 |
2016-09-06 |
Palo Alto Research Center Incorporated |
Computer-implemented system and method for multi-party data function computing using discriminative dimensionality-reducing mappings
|
US9984004B1
(en)
*
|
2016-07-19 |
2018-05-29 |
Nutanix, Inc. |
Dynamic cache balancing
|
CN107038125B
(zh)
*
|
2017-04-25 |
2020-11-24 |
上海兆芯集成电路有限公司 |
具有加速预取请求的独立流水线的处理器高速缓存
|