DE3586235D1 - Vorausschauende speicherabrufoperation fuer verzweigungsbefehle. - Google Patents

Vorausschauende speicherabrufoperation fuer verzweigungsbefehle.

Info

Publication number
DE3586235D1
DE3586235D1 DE8585110391T DE3586235T DE3586235D1 DE 3586235 D1 DE3586235 D1 DE 3586235D1 DE 8585110391 T DE8585110391 T DE 8585110391T DE 3586235 T DE3586235 T DE 3586235T DE 3586235 D1 DE3586235 D1 DE 3586235D1
Authority
DE
Germany
Prior art keywords
memory operation
looking
branching commands
branching
commands
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585110391T
Other languages
English (en)
Other versions
DE3586235T2 (de
Inventor
Philippe Doyce Hester
William Michael Johnson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3586235D1 publication Critical patent/DE3586235D1/de
Publication of DE3586235T2 publication Critical patent/DE3586235T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
DE8585110391T 1984-10-31 1985-08-20 Vorausschauende speicherabrufoperation fuer verzweigungsbefehle. Expired - Fee Related DE3586235T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/666,790 US4775927A (en) 1984-10-31 1984-10-31 Processor including fetch operation for branch instruction with control tag

Publications (2)

Publication Number Publication Date
DE3586235D1 true DE3586235D1 (de) 1992-07-23
DE3586235T2 DE3586235T2 (de) 1993-02-11

Family

ID=24675490

Family Applications (2)

Application Number Title Priority Date Filing Date
DE3588182T Expired - Fee Related DE3588182T2 (de) 1984-10-31 1985-08-20 Vorausschauende Speicherabrufmethode und System für Verzweigung mit Ausführungsbefehlen
DE8585110391T Expired - Fee Related DE3586235T2 (de) 1984-10-31 1985-08-20 Vorausschauende speicherabrufoperation fuer verzweigungsbefehle.

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE3588182T Expired - Fee Related DE3588182T2 (de) 1984-10-31 1985-08-20 Vorausschauende Speicherabrufmethode und System für Verzweigung mit Ausführungsbefehlen

Country Status (5)

Country Link
US (1) US4775927A (de)
EP (2) EP0448499B1 (de)
JP (2) JPS61109147A (de)
CA (1) CA1227877A (de)
DE (2) DE3588182T2 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0239081B1 (de) * 1986-03-26 1995-09-06 Hitachi, Ltd. Datenprozessor in Pipelinestruktur mit der Fähigkeit mehrere Befehle parallel zu dekodieren und auszuführen
JPH0731615B2 (ja) * 1986-04-18 1995-04-10 日本電気株式会社 情報処理装置
JPS6393038A (ja) * 1986-10-07 1988-04-23 Mitsubishi Electric Corp 計算機
US5117489A (en) * 1987-04-22 1992-05-26 Mitsubishi Denki Kabushiki Kaisha Data-driven processor having an internal tag-generating system for generating a distinct tagged information and assembling with un-tagged information of an input/output data packet
US4942520A (en) * 1987-07-31 1990-07-17 Prime Computer, Inc. Method and apparatus for indexing, accessing and updating a memory
JPS6488844A (en) * 1987-09-30 1989-04-03 Takeshi Sakamura Data processor
JPH0769812B2 (ja) * 1987-12-29 1995-07-31 富士通株式会社 データ処理装置
US5155818A (en) * 1988-09-28 1992-10-13 Data General Corporation Unconditional wide branch instruction acceleration
US5226126A (en) * 1989-02-24 1993-07-06 Nexgen Microsystems Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags
US5768575A (en) * 1989-02-24 1998-06-16 Advanced Micro Devices, Inc. Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructions
US5781753A (en) 1989-02-24 1998-07-14 Advanced Micro Devices, Inc. Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions
JPH03139726A (ja) * 1989-10-26 1991-06-13 Hitachi Ltd 命令読出し制御方式
US5028186A (en) * 1990-01-29 1991-07-02 Mechanical Plastics Corp. Hollow wall anchor with enhanced holding strength
US5255371A (en) * 1990-04-02 1993-10-19 Unisys Corporation Apparatus for interfacing a real-time communication link to an asynchronous digital computer system by utilizing grouped data transfer commands
JP2544027B2 (ja) * 1990-05-24 1996-10-16 株式会社東芝 低消費電力型プログラマブルロジックアレイおよびそれを用いた情報処理装置
CA2045735A1 (en) * 1990-06-29 1991-12-30 Richard Lee Sites Computer performance by eliminating branches
US5493687A (en) 1991-07-08 1996-02-20 Seiko Epson Corporation RISC microprocessor architecture implementing multiple typed register sets
US5539911A (en) 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
JP2761688B2 (ja) * 1992-02-07 1998-06-04 三菱電機株式会社 データ処理装置
JP3730252B2 (ja) 1992-03-31 2005-12-21 トランスメタ コーポレイション レジスタ名称変更方法及び名称変更システム
WO1993022722A1 (en) 1992-05-01 1993-11-11 Seiko Epson Corporation A system and method for retiring instructions in a superscalar microprocessor
US5628021A (en) 1992-12-31 1997-05-06 Seiko Epson Corporation System and method for assigning tags to control instruction processing in a superscalar processor
EP1107111A3 (de) 1992-12-31 2002-02-06 Seiko Epson Corporation System und Verfahren zur Änderung der Namen von Registern
JP2596712B2 (ja) * 1993-07-01 1997-04-02 インターナショナル・ビジネス・マシーンズ・コーポレイション 近接した分岐命令を含む命令の実行を管理するシステム及び方法
US6065108A (en) * 1996-01-24 2000-05-16 Sun Microsystems Inc Non-quick instruction accelerator including instruction identifier and data set storage and method of implementing same
US5796998A (en) * 1996-11-21 1998-08-18 International Business Machines Corporation Apparatus and method for performing branch target address calculation and branch prediciton in parallel in an information handling system
EP0855645A3 (de) * 1996-12-31 2000-05-24 Texas Instruments Incorporated System und Verfahren zu spekulativer Befehlausführung mit Datenvorausladen
US6157998A (en) 1998-04-03 2000-12-05 Motorola Inc. Method for performing branch prediction and resolution of two or more branch instructions within two or more branch prediction buffers
EP1050811A1 (de) * 1999-05-03 2000-11-08 STMicroelectronics SA Verzweigung in einem Rechnersystem

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5021821B1 (de) * 1968-10-31 1975-07-25
JPS52120735A (en) * 1976-04-05 1977-10-11 Agency Of Ind Science & Technol Microporogram control unit
US4155120A (en) * 1977-12-01 1979-05-15 Burroughs Corporation Apparatus and method for controlling microinstruction sequencing by selectively inhibiting microinstruction execution
AU529675B2 (en) * 1977-12-07 1983-06-16 Honeywell Information Systems Incorp. Cache memory unit
US4179737A (en) * 1977-12-23 1979-12-18 Burroughs Corporation Means and methods for providing greater speed and flexibility of microinstruction sequencing
US4360868A (en) * 1978-12-06 1982-11-23 Data General Corporation Instruction prefetch means having first and second register for storing and providing a current PC while generating a next PC
JPS5582357A (en) * 1978-12-15 1980-06-21 Nec Corp Information processing unit
JPS56129950A (en) * 1980-03-07 1981-10-12 Hitachi Ltd Information processor
US4348724A (en) * 1980-04-15 1982-09-07 Honeywell Information Systems Inc. Address pairing apparatus for a control store of a data processing system
JPS56149646A (en) * 1980-04-21 1981-11-19 Toshiba Corp Operation controller
US4430706A (en) * 1980-10-27 1984-02-07 Burroughs Corporation Branch prediction apparatus and method for a data processing system
JPS57193843A (en) * 1981-05-22 1982-11-29 Mitsubishi Electric Corp Pipeline computer
JPS581247A (ja) * 1981-06-26 1983-01-06 Mitsubishi Electric Corp 命令先取り制御方法
US4435756A (en) * 1981-12-03 1984-03-06 Burroughs Corporation Branch predicting computer

Also Published As

Publication number Publication date
DE3588182T2 (de) 1998-10-29
EP0180725B1 (de) 1992-06-17
EP0448499A2 (de) 1991-09-25
JPS63199341U (de) 1988-12-22
DE3586235T2 (de) 1993-02-11
EP0448499B1 (de) 1998-04-08
JP2504830Y2 (ja) 1996-07-24
CA1227877A (en) 1987-10-06
DE3588182D1 (de) 1998-05-14
EP0448499A3 (en) 1992-05-06
US4775927A (en) 1988-10-04
EP0180725A3 (en) 1988-10-05
EP0180725A2 (de) 1986-05-14
JPS61109147A (ja) 1986-05-27

Similar Documents

Publication Publication Date Title
DE3586235D1 (de) Vorausschauende speicherabrufoperation fuer verzweigungsbefehle.
DE3579286D1 (de) Regelungssysteme fuer variable reluktanzmaschinen.
DE3577336D1 (de) Unterspannbahn fuer geneigte daecher.
DE3280445D1 (de) Festwertspeicher.
DE3585970D1 (de) Mehrprozessoranordnung mit schnellwegmitteln fuer speicherzugriffe.
NO166019C (no) Hukommelses-system.
DE3585711D1 (de) Halbleiterspeicheranordnung.
DE3586563T2 (de) Regelsystem fuer beschleunigung-verlangsamung.
DE3585932D1 (de) Pufferschaltung fuer ram-speicher.
DE3583091D1 (de) Halbleiterspeicheranordnung.
DE3577944D1 (de) Halbleiterspeicheranordnung.
DE3582376D1 (de) Halbleiterspeicheranordnung.
NO853964L (no) Takelement.
IT8523210A0 (it) Tetto di veicoli.
DE3576236D1 (de) Halbleiterspeicheranordnung.
DE3577367D1 (de) Halbleiterspeicheranordnung.
DE3586556T2 (de) Halbleiterspeicheranordnung.
DE3580993D1 (de) Halbleiterspeicheranordnung.
DE3575225D1 (de) Halbleiterspeicheranordnung.
DE3576754D1 (de) Halbleiterspeicheranordnung.
DE3586441T2 (de) Kontrollschaltung fuer mehrpegelsignale.
DE3582960D1 (de) Halbleiterspeicheranordnung.
DE3586675T2 (de) Halbleiterspeicheranordnung.
DE3586736T2 (de) Halbleiterspeicher.
DE3482529D1 (de) Nur-lesespeicher.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee