DE3650102T2 - Anordnung und Verfahren zur Berechnung zyklischer redundanter Kode. - Google Patents

Anordnung und Verfahren zur Berechnung zyklischer redundanter Kode.

Info

Publication number
DE3650102T2
DE3650102T2 DE3650102T DE3650102T DE3650102T2 DE 3650102 T2 DE3650102 T2 DE 3650102T2 DE 3650102 T DE3650102 T DE 3650102T DE 3650102 T DE3650102 T DE 3650102T DE 3650102 T2 DE3650102 T2 DE 3650102T2
Authority
DE
Germany
Prior art keywords
crc
data
bits
byte
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3650102T
Other languages
English (en)
Other versions
DE3650102D1 (de
Inventor
Sunil P Joshi
Venkatraman Iyer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE3650102D1 publication Critical patent/DE3650102D1/de
Publication of DE3650102T2 publication Critical patent/DE3650102T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation
DE3650102T 1985-12-02 1986-11-24 Anordnung und Verfahren zur Berechnung zyklischer redundanter Kode. Expired - Fee Related DE3650102T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/803,466 US4723243A (en) 1985-12-02 1985-12-02 CRC calculation machine with variable bit boundary

Publications (2)

Publication Number Publication Date
DE3650102D1 DE3650102D1 (de) 1994-11-24
DE3650102T2 true DE3650102T2 (de) 1995-02-23

Family

ID=25186576

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3650102T Expired - Fee Related DE3650102T2 (de) 1985-12-02 1986-11-24 Anordnung und Verfahren zur Berechnung zyklischer redundanter Kode.

Country Status (5)

Country Link
US (1) US4723243A (de)
EP (1) EP0225761B1 (de)
JP (1) JPS62133826A (de)
AT (1) ATE113148T1 (de)
DE (1) DE3650102T2 (de)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4989211A (en) * 1988-05-12 1991-01-29 Digital Equipment Corporation Sector mis-synchronization detection method
US5170401A (en) * 1988-06-02 1992-12-08 Rockwell International Corporation High integrity single transmission line communication system for critical aviation information
JP2624299B2 (ja) * 1988-06-09 1997-06-25 株式会社日立製作所 加速演算回路
US5144304A (en) * 1989-07-17 1992-09-01 Digital Equipment Corporation Data and forward error control coding techniques for digital signals
GB2242104B (en) * 1990-02-06 1994-04-13 Digital Equipment Int Method and apparatus for generating a frame check sequence
IT1241429B (it) * 1990-03-01 1994-01-17 Sip Circuito elettronico per la generazione di codici per la rilevazione di errori in segnali numerici
US5430739A (en) * 1990-03-27 1995-07-04 National Science Council Real-time Reed-Solomon decoder
US5440570A (en) * 1990-03-27 1995-08-08 National Science Council Real-time binary BCH decoder
US5644583A (en) * 1992-09-22 1997-07-01 International Business Machines Corporation Soft error correction technique and system for odd weight row error correction codes
US5390196A (en) * 1992-11-12 1995-02-14 Bull Hn Information Systems Inc. Byte-wise determination of a checksum from a CRC-32 polynomial
EP0614294A1 (de) * 1993-03-03 1994-09-07 International Business Machines Corporation Verfahren zur Erzeugung eines Prüfmusters für Rahmen
US5878057A (en) * 1995-10-06 1999-03-02 Tektronix, Inc. Highly parallel cyclic redundancy code generator
US5942002A (en) * 1996-03-08 1999-08-24 Neo-Lore Method and apparatus for generating a transform
US5951707A (en) * 1997-06-27 1999-09-14 International Business Machines Corporation Method of partitioning CRC calculation for a low-cost ATM adapter
GB9803117D0 (en) * 1998-02-13 1998-04-08 Sgs Thomson Microelectronics Cyclic redundancy check in a computer system
US6681364B1 (en) 1999-09-24 2004-01-20 International Business Machines Corporation Cyclic redundancy check for partitioned frames
US7596139B2 (en) * 2000-11-17 2009-09-29 Foundry Networks, Inc. Backplane interface adapter with error control and redundant fabric
US7236490B2 (en) * 2000-11-17 2007-06-26 Foundry Networks, Inc. Backplane interface adapter
US7356030B2 (en) * 2000-11-17 2008-04-08 Foundry Networks, Inc. Network switch cross point
KR20020087822A (ko) * 2001-05-16 2002-11-23 손승일 입력 파라미터의 사용한 가변 길이의 crc-10 계산 및 검증블록 회로
US7266117B1 (en) * 2002-05-06 2007-09-04 Foundry Networks, Inc. System architecture for very fast ethernet blade
US7187687B1 (en) 2002-05-06 2007-03-06 Foundry Networks, Inc. Pipeline method and system for switching packets
US20090279558A1 (en) * 2002-05-06 2009-11-12 Ian Edward Davis Network routing apparatus for enhanced efficiency and monitoring capability
US7468975B1 (en) 2002-05-06 2008-12-23 Foundry Networks, Inc. Flexible method for processing data packets in a network routing system for enhanced efficiency and monitoring capability
US20120155466A1 (en) * 2002-05-06 2012-06-21 Ian Edward Davis Method and apparatus for efficiently processing data packets in a computer network
US7324421B1 (en) * 2002-08-13 2008-01-29 Adaptec, Inc. Method and apparatus for data bit align
US6901072B1 (en) * 2003-05-15 2005-05-31 Foundry Networks, Inc. System and method for high speed packet transmission implementing dual transmit and receive pipelines
US7817659B2 (en) * 2004-03-26 2010-10-19 Foundry Networks, Llc Method and apparatus for aggregating input data streams
US8730961B1 (en) 2004-04-26 2014-05-20 Foundry Networks, Llc System and method for optimizing router lookup
US7657703B1 (en) 2004-10-29 2010-02-02 Foundry Networks, Inc. Double density content addressable memory (CAM) lookup scheme
US7430701B2 (en) * 2005-06-16 2008-09-30 Mediatek Incorporation Methods and systems for generating error correction codes
US7774676B2 (en) * 2005-06-16 2010-08-10 Mediatek Inc. Methods and apparatuses for generating error correction codes
DE102005029515A1 (de) * 2005-06-25 2006-12-28 Bosch Rexroth Aktiengesellschaft Verfahren zur Berechnung von CRC-Prüfwerten und Logikschaltung
US20070067702A1 (en) * 2005-09-05 2007-03-22 Kuo-Lung Chien Method and apparatus for syndrome generation
US8448162B2 (en) 2005-12-28 2013-05-21 Foundry Networks, Llc Hitless software upgrades
KR100731985B1 (ko) * 2005-12-29 2007-06-25 전자부품연구원 파이프라인 구조 병렬 순환 중복 검사 장치 및 방법
US7613256B2 (en) * 2006-04-04 2009-11-03 Qualcomm Incorporated Forward error correction in a distribution system
US7903654B2 (en) * 2006-08-22 2011-03-08 Foundry Networks, Llc System and method for ECMP load sharing
US8238255B2 (en) 2006-11-22 2012-08-07 Foundry Networks, Llc Recovering from failures without impact on data traffic in a shared bus architecture
US7978614B2 (en) 2007-01-11 2011-07-12 Foundry Network, LLC Techniques for detecting non-receipt of fault detection protocol packets
US8037399B2 (en) * 2007-07-18 2011-10-11 Foundry Networks, Llc Techniques for segmented CRC design in high speed networks
US8271859B2 (en) * 2007-07-18 2012-09-18 Foundry Networks Llc Segmented CRC design in high speed networks
US8509236B2 (en) 2007-09-26 2013-08-13 Foundry Networks, Llc Techniques for selecting paths and/or trunk ports for forwarding traffic flows
DE102008045813A1 (de) * 2008-09-05 2010-03-11 Robert Bosch Gmbh Logikschaltung zur Berechnung von CRC-Prüfwerten
US8090901B2 (en) 2009-05-14 2012-01-03 Brocade Communications Systems, Inc. TCAM management approach that minimize movements
US8599850B2 (en) 2009-09-21 2013-12-03 Brocade Communications Systems, Inc. Provisioning single or multistage networks using ethernet service instances (ESIs)
JP5724601B2 (ja) * 2011-05-10 2015-05-27 富士通株式会社 Ｃｒｃ演算回路及びプロセッサ
CN107451008B (zh) * 2017-06-29 2020-05-08 北京邮电大学 一种crc计算方法及装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678469A (en) * 1970-12-01 1972-07-18 Ibm Universal cyclic division circuit
US3703705A (en) * 1970-12-31 1972-11-21 Ibm Multi-channel shift register
US3863224A (en) * 1973-01-30 1975-01-28 Gen Electric Selectively controllable shift register and counter divider network
JPS6013538B2 (ja) * 1977-04-22 1985-04-08 日本電気株式会社 可変演算方式
US4171765A (en) * 1977-08-29 1979-10-23 Data General Corporation Error detection system
US4413326A (en) * 1978-10-18 1983-11-01 Honeywell Inc. Floating point division control
GB2094041B (en) * 1981-03-03 1985-08-21 Sangamo Weston Data receivers incorporating error code detection and decoding
EP0096163B1 (de) * 1982-06-15 1988-06-01 Kabushiki Kaisha Toshiba Einrichtung zum Dividieren der Elemente eines Galois-Feldes
US4583222A (en) * 1983-11-07 1986-04-15 Digital Equipment Corporation Method and apparatus for self-testing of floating point accelerator processors
US4597083A (en) * 1984-04-06 1986-06-24 Ampex Corporation Error detection and correction in digital communication systems

Also Published As

Publication number Publication date
EP0225761B1 (de) 1994-10-19
EP0225761A2 (de) 1987-06-16
JPS62133826A (ja) 1987-06-17
EP0225761A3 (en) 1990-03-21
DE3650102D1 (de) 1994-11-24
ATE113148T1 (de) 1994-11-15
US4723243A (en) 1988-02-02

Similar Documents

Publication Publication Date Title
DE3650102T2 (de) Anordnung und Verfahren zur Berechnung zyklischer redundanter Kode.
ES2046172T3 (es) Maquinas de calculo de crc.
EP0226353A3 (en) Crc calculation apparatus
DE3689282T2 (de) CRC-Rechenmaschine und Methode zur CRC-Berechnung.
EP0280013B1 (de) Einrichtung zur Überwachung des richtigen Ablaufs eines Datensicherungscoders
DK174597B1 (da) Nøglestrømsgenerator med tilbagekoblet skifteregisterstruktur
US7904787B2 (en) Pipelined cyclic redundancy check for high bandwidth interfaces
JPS5864844A (ja) 同期検出方式
CA1291266C (en) Bcd adder circuit
JPS6436337A (en) Ecc-code generation
US4216540A (en) Programmable polynomial generator
KR970024634A (ko) 주기적 여유 코드를 이용한 오류검출회로
ATE62777T1 (de) Verfahren zum bilden von datenblocksicherungsinformationen fuer serielle datenbitfolgen mittels zyklischer binaercodes.
JPS647716A (en) Parallel processing type crc arithmetic circuit
KR20130068213A (ko) 순환반복검사 연산 장치 및 방법
SU1580543A1 (ru) Устройство одновременного контрол N импульсных последовательностей в реальном масштабе времени
SU765883A1 (ru) Устройство дл контрол блоков пам ти
SU1109924A1 (ru) Декодер укороченного кода Хэмминга
SU378919A1 (ru) @сесоюзн*.я
JPS6466742A (en) Deciding system for program operation
JPS62171323A (ja) エラ−訂正符号生成装置
JPH05113896A (ja) 誤り検出回路
JPH02249313A (ja) 多重処理型ｃｒｃ符号生成回路
JPS6340415A (ja) 周期冗長検査符号生成回路

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee