DE3889472T2 - Video-Doppelzugriffsspeichersystem mit bitseriellem Adresseneingangstor. - Google Patents

Video-Doppelzugriffsspeichersystem mit bitseriellem Adresseneingangstor.

Info

Publication number
DE3889472T2
DE3889472T2 DE3889472T DE3889472T DE3889472T2 DE 3889472 T2 DE3889472 T2 DE 3889472T2 DE 3889472 T DE3889472 T DE 3889472T DE 3889472 T DE3889472 T DE 3889472T DE 3889472 T2 DE3889472 T2 DE 3889472T2
Authority
DE
Germany
Prior art keywords
dual
bit
storage system
video storage
address entry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3889472T
Other languages
English (en)
Other versions
DE3889472D1 (de
Inventor
Christopher J Todd
Shigeru Hirahata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
RCA Licensing Corp
Original Assignee
Hitachi Ltd
RCA Licensing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, RCA Licensing Corp filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE3889472D1 publication Critical patent/DE3889472D1/de
Publication of DE3889472T2 publication Critical patent/DE3889472T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
DE3889472T 1987-01-30 1988-01-29 Video-Doppelzugriffsspeichersystem mit bitseriellem Adresseneingangstor. Expired - Fee Related DE3889472T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/008,730 US4821226A (en) 1987-01-30 1987-01-30 Dual port video memory system having a bit-serial address input port

Publications (2)

Publication Number Publication Date
DE3889472D1 DE3889472D1 (de) 1994-06-16
DE3889472T2 true DE3889472T2 (de) 1994-11-24

Family

ID=21733329

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3889472T Expired - Fee Related DE3889472T2 (de) 1987-01-30 1988-01-29 Video-Doppelzugriffsspeichersystem mit bitseriellem Adresseneingangstor.

Country Status (5)

Country Link
US (1) US4821226A (de)
EP (1) EP0276871B1 (de)
KR (1) KR950010459B1 (de)
CA (1) CA1310743C (de)
DE (1) DE3889472T2 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6112287A (en) * 1993-03-01 2000-08-29 Busless Computers Sarl Shared memory multiprocessor system using a set of serial links as processors-memory switch
US4882709A (en) * 1988-08-25 1989-11-21 Integrated Device Technology, Inc. Conditional write RAM
US5167020A (en) * 1989-05-25 1992-11-24 The Boeing Company Serial data transmitter with dual buffers operating separately and having scan and self test modes
US5157775A (en) * 1989-12-15 1992-10-20 Eastman Kodak Company Dual port, dual speed image memory access arrangement
US6751696B2 (en) 1990-04-18 2004-06-15 Rambus Inc. Memory device having a programmable register
US5995443A (en) * 1990-04-18 1999-11-30 Rambus Inc. Synchronous memory device
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US6324120B2 (en) 1990-04-18 2001-11-27 Rambus Inc. Memory device having a variable data output length
JP3158286B2 (ja) * 1991-04-30 2001-04-23 ソニー株式会社 マルチポートメモリ
US5325338A (en) * 1991-09-04 1994-06-28 Advanced Micro Devices, Inc. Dual port memory, such as used in color lookup tables for video systems
GB9208493D0 (en) * 1992-04-16 1992-06-03 Thomson Consumer Electronics Dual port video memory
US5493530A (en) * 1993-08-26 1996-02-20 Paradigm Technology, Inc. Ram with pre-input register logic
US5422998A (en) * 1993-11-15 1995-06-06 Margolin; Jed Video memory with flash fill
JP3547466B2 (ja) * 1993-11-29 2004-07-28 株式会社東芝 メモリ装置、シリアル‐パラレルデータ変換回路、メモリ装置にデータを書き込む方法、およびシリアル‐パラレルデータ変換方法
KR0120592B1 (ko) * 1994-09-09 1997-10-20 김주용 신호 변환 장치를 갖고 있는 어드레스 입력버퍼
TW293107B (de) * 1994-10-28 1996-12-11 Matsushita Electric Ind Co Ltd
KR0145852B1 (ko) * 1995-04-14 1998-11-02 김광호 반도체메모리소자의 어드레스버퍼
US6810449B1 (en) 1995-10-19 2004-10-26 Rambus, Inc. Protocol for communication with dynamic memory
US6035369A (en) 1995-10-19 2000-03-07 Rambus Inc. Method and apparatus for providing a memory with write enable information
US6470405B2 (en) * 1995-10-19 2002-10-22 Rambus Inc. Protocol for communication with dynamic memory
KR100190373B1 (ko) * 1996-02-08 1999-06-01 김영환 리드 패스를 위한 고속 동기식 메모리 장치
US5838631A (en) 1996-04-19 1998-11-17 Integrated Device Technology, Inc. Fully synchronous pipelined ram
US6266379B1 (en) * 1997-06-20 2001-07-24 Massachusetts Institute Of Technology Digital transmitter with equalization
US6343352B1 (en) 1997-10-10 2002-01-29 Rambus Inc. Method and apparatus for two step memory write operations
US6401167B1 (en) * 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
US6823016B1 (en) * 1998-02-20 2004-11-23 Intel Corporation Method and system for data management in a video decoder
US6515914B2 (en) * 2001-03-21 2003-02-04 Micron Technology, Inc. Memory device and method having data path with multiple prefetch I/O configurations
US6675272B2 (en) 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
US8391039B2 (en) * 2001-04-24 2013-03-05 Rambus Inc. Memory module with termination component
US7301831B2 (en) * 2004-09-15 2007-11-27 Rambus Inc. Memory systems with variable delays for write data signals
US7529139B2 (en) * 2007-01-26 2009-05-05 Mediatek, Inc. N-port memory circuits allowing M memory addresses to be accessed concurrently and signal processing methods thereof
TWI528248B (zh) * 2008-04-02 2016-04-01 Elan Microelectronics Corp Capacitive touch device, touch sensing control method and control circuit applied in capacitive touch device
KR101293225B1 (ko) 2011-04-01 2013-08-05 (주)아토솔루션 메모리 및 메모리 읽기 방법

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR121860A (de) * 1973-07-19
DE2817556C2 (de) * 1978-04-21 1982-09-09 Robert Bosch Gmbh, 7000 Stuttgart Verfahren zur Steuerung eines dynamischen Speichers
US4321695A (en) * 1979-11-23 1982-03-23 Texas Instruments Incorporated High speed serial access semiconductor memory with fault tolerant feature
GB2084361B (en) * 1980-09-19 1984-11-21 Sony Corp Random access memory arrangements
GB2098021B (en) * 1981-05-06 1985-06-19 Sony Corp Digital television apparatuses
JPS57186289A (en) * 1981-05-13 1982-11-16 Hitachi Ltd Semiconductor memory
US4435792A (en) * 1982-06-30 1984-03-06 Sun Microsystems, Inc. Raster memory manipulation apparatus
JPS59119591A (ja) * 1982-12-27 1984-07-10 Toshiba Corp 半導体メモリ装置
US4675808A (en) * 1983-08-08 1987-06-23 American Telephone And Telegraph Company At&T Bell Laboratories Multiplexed-address interface for addressing memories of various sizes
JPS6072020A (ja) * 1983-09-29 1985-04-24 Nec Corp デュアルポ−トメモリ回路
JPS6079593A (ja) * 1983-10-07 1985-05-07 Hitachi Ltd 半導体集積回路システム
US4608678A (en) * 1983-12-23 1986-08-26 Advanced Micro Devices, Inc. Semiconductor memory device for serial scan applications
JPS6180597A (ja) * 1984-09-26 1986-04-24 Hitachi Ltd 半導体記憶装置
JPS62287497A (ja) * 1986-06-06 1987-12-14 Fujitsu Ltd 半導体記憶装置

Also Published As

Publication number Publication date
EP0276871A3 (en) 1990-01-31
KR950010459B1 (ko) 1995-09-18
DE3889472D1 (de) 1994-06-16
US4821226A (en) 1989-04-11
CA1310743C (en) 1992-11-24
EP0276871B1 (de) 1994-05-11
KR880009521A (ko) 1988-09-15
EP0276871A2 (de) 1988-08-03

Similar Documents

Publication Publication Date Title
DE3889472T2 (de) Video-Doppelzugriffsspeichersystem mit bitseriellem Adresseneingangstor.
DE3751578D1 (de) Datenspeichersystem.
DE3881824T2 (de) Speichersystem mit automatischer grössenbestimmung.
DE3679319D1 (de) Speichereinheit mit direktem zugriff.
DE3886182T2 (de) Mehrcachedatenspeicheranordnung.
DE3481879D1 (de) Doppeltor-speicheranordnung.
DE3887324D1 (de) Speicheranordnung.
DE68902193D1 (de) Datenspeicheranordnung.
DE3382041D1 (de) Mehrrechner-system mit zweifach gemeinsamen speichern.
IT8620967A0 (it) Sistema di memoria di dati.
DE3853982D1 (de) Optisches Plattenspeichersystem.
DE3886697D1 (de) Datenspeichergerät.
DE69130889D1 (de) Datenspeichersystem
DE68919781D1 (de) Videospeicheranordnung.
DE3852695T2 (de) Multiprozessorsystem mit mehreren Speichern.
DE3873388D1 (de) Cache-speicher.
DE3876544T3 (de) Optisches Speichersystem.
DE69205549D1 (de) Mehrstöckige Mehrspaltenlageranlage.
DE3851241T2 (de) Speicheranordnung.
DE3880010D1 (de) Lagereinrichtung.
DE68910022D1 (de) Optisches Speichersystem.
NO883193L (no) Oppbevaringssystem.
DE3587635D1 (de) Plattenspeichersteuergerät mit geteiltem Adressenregister.
ATE75865T1 (de) Rechnersystem mit kanaldirektspeicherzugriffsarbitrierung.
IT8424167A0 (it) Sicurezza di memoria migliorata. sistema di elaboratore con

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee