DE4118331C2 - Bussystem zur Anwendung bei einem Informationsverarbeitungsgerät - Google Patents
Bussystem zur Anwendung bei einem InformationsverarbeitungsgerätInfo
- Publication number
- DE4118331C2 DE4118331C2 DE4118331A DE4118331A DE4118331C2 DE 4118331 C2 DE4118331 C2 DE 4118331C2 DE 4118331 A DE4118331 A DE 4118331A DE 4118331 A DE4118331 A DE 4118331A DE 4118331 C2 DE4118331 C2 DE 4118331C2
- Authority
- DE
- Germany
- Prior art keywords
- bus
- processor
- memory
- data
- buses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000010365 information processing Effects 0.000 title claims description 6
- 230000015654 memory Effects 0.000 claims description 134
- 230000004044 response Effects 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 claims description 5
- 238000000926 separation method Methods 0.000 claims description 2
- 230000009365 direct transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 21
- 238000012546 transfer Methods 0.000 description 20
- 238000000034 method Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 238000012790 confirmation Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- ZKTPOUXCUHYLDZ-SAYNGHPTSA-N C(CCCC[C@@H]1SC[C@@H]2NC(=O)N[C@H]12)(=O)NCCCCNC(=O)C1CCC(CC1)CN1C(C=CC1=O)=O Chemical compound C(CCCC[C@@H]1SC[C@@H]2NC(=O)N[C@H]12)(=O)NCCCCNC(=O)C1CCC(CC1)CN1C(C=CC1=O)=O ZKTPOUXCUHYLDZ-SAYNGHPTSA-N 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 235000014459 Sorbus Nutrition 0.000 description 1
- 241001092391 Sorbus Species 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000000802 evaporation-induced self-assembly Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Description
Claims (12)
einen Prozessorbus (111), der mit mindestens einem Prozessor (101) verbunden ist,
einen Speicherbus (112), der mit einem Hauptspeicher (104) ver bunden ist,
einen Systembus (113), der mit mindestens einer angeschlossenen Vorrichtung (105) verbunden ist, und
eine Verbindungssteuerungseinrichtung (401), die mit Steuerbussen (412, 415, 418) bzw. Adreßbussen (411, 414, 417) des Prozessorbus ses, des Speicherbusses und des Systembusses verbunden ist zum Erzeugen eines Datenpfadsteuersignals (420), wobei die Verbindungs steuerungseinrichtung wechselweise verschiedene Steuersignale (625, 626) und wechselweise verschiedene Adreßsignale für den Prozessor bus, den Speicherbus und den Systembus erzeugt,
dadurch gekennzeichnet,
daß das Bussystem eine Datenschalteinrichtung (402) aufweist, die von der Verbindungssteuerungseinrichtung gesteuert wird und die jeweils mit Datenbussen (413, 416, 419) des Prozessorbusses, des Speicherbusses und des Systembusses verbunden ist zum direkten Übertragen von Daten von jedem der Datenbusse zu einem anderen in Antwort auf das Datenpfadsteuersignal von der Verbindungssteue rungseinrichtung, wobei die Datenschalteinrichtung aufweist:
eine Vielzahl von Verzögerungseinrichtungen (501, 502, 503) zum jeweiligen Speichern der Daten von den Datenbussen, jeweils von dem Prozessorbus, dem Speicherbus und dem Systembus;
eine Vielzahl von ersten Auswahleinrichtungen (504, 505, 506), die jeweils in Verbindung mit dem Prozessorbus, dem Speicherbus und dem Systembus angeordnet sind, wobei jede erste Auswahleinrichtung Ausgänge von mindestens einer der Verzögerungseinrichtungen aus wählt, die andere sind als die dazugehörige Verzögerungseinrichtung; und
eine erste Einrichtung (510) zum Erzeugen eines Auswahlsignals der ersten Auswahleinrichtungen in Antwort auf das Datenpfadsteuersi gnal.
eine zweite Auswahleinrichtung (615) zum jeweiligen Auswählen von Adreßsignalen, die über die Adreßbusse jeweils des Prozessorbusses und des Systembusses übertragen sind, wobei die ausgewählten Adreßsignale zu dem Adreßbus des Speicherbusses gesendet werden; und
zweite Einrichtungen (614, 616, 617) zum Empfangen der Steuersi gnale bzw. der Adreßsignale, die über den Steuerbus bzw. den Adreßbus des Prozessorbusses und des Systembusses übertragen werden, und zum Erzeugen mindestens des Datenpfadsteuersignals des Auswahlsignals der zweiten Auswahleinrichtung und des Steuersi gnals zur Übertragung zum Steuerbus des Speicherbusses.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4143584A DE4143584C2 (de) | 1990-06-04 | 1991-06-04 | Informationsverarbeitungssystem |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14430190 | 1990-06-04 | ||
JP3105536A JP2910303B2 (ja) | 1990-06-04 | 1991-05-10 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE4118331A1 DE4118331A1 (de) | 1992-01-09 |
DE4118331C2 true DE4118331C2 (de) | 1996-08-29 |
Family
ID=26445807
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE4118331A Expired - Lifetime DE4118331C2 (de) | 1990-06-04 | 1991-06-04 | Bussystem zur Anwendung bei einem Informationsverarbeitungsgerät |
Country Status (4)
Country | Link |
---|---|
US (6) | US5483642A (de) |
JP (1) | JP2910303B2 (de) |
KR (1) | KR940001274B1 (de) |
DE (1) | DE4118331C2 (de) |
Families Citing this family (90)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6006302A (en) * | 1990-06-04 | 1999-12-21 | Hitachi, Ltd. | Multiple bus system using a data transfer unit |
JP2910303B2 (ja) * | 1990-06-04 | 1999-06-23 | 株式会社日立製作所 | 情報処理装置 |
JP3411300B2 (ja) | 1992-02-18 | 2003-05-26 | 株式会社日立製作所 | 情報処理装置 |
US5265218A (en) * | 1992-05-19 | 1993-11-23 | Sun Microsystems, Inc. | Bus architecture for integrated data and video memory |
US6487626B2 (en) | 1992-09-29 | 2002-11-26 | Intel Corporaiton | Method and apparatus of bus interface for a processor |
US5898894A (en) * | 1992-09-29 | 1999-04-27 | Intel Corporation | CPU reads data from slow bus if I/O devices connected to fast bus do not acknowledge to a read request after a predetermined time interval |
JPH06274638A (ja) * | 1993-03-23 | 1994-09-30 | Fuji Xerox Co Ltd | 3バス接続システム |
US5446848A (en) * | 1993-06-25 | 1995-08-29 | Unisys Corp | Entry level data processing system which is expandable by a factor of two to a partitionable upgraded system with low overhead |
JP3904244B2 (ja) | 1993-09-17 | 2007-04-11 | 株式会社ルネサステクノロジ | シングル・チップ・データ処理装置 |
JP3619532B2 (ja) * | 1993-11-08 | 2005-02-09 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
EP0690382B1 (de) * | 1994-07-01 | 2003-01-02 | Sun Microsystems, Inc. | Rechnersystem mit einem multiplexierten Adressenbus und Pipeline-Schreiboperationen |
US6735683B2 (en) | 1994-09-14 | 2004-05-11 | Hitachi, Ltd. | Single-chip microcomputer with hierarchical internal bus structure having data and address signal lines coupling CPU with other processing elements |
KR100290495B1 (ko) * | 1994-12-23 | 2001-06-01 | 로데릭 더블류 루이스 | 다중 데이터 경로를 갖는 메인 메모리 시스템 |
US5740386A (en) * | 1995-05-24 | 1998-04-14 | Dell Usa, L.P. | Adaptive expansion bus |
US5664152A (en) * | 1995-06-06 | 1997-09-02 | Hewlett-Packard Company | Multiple segmenting of main memory to streamline data paths in a computing system |
JP3531368B2 (ja) * | 1995-07-06 | 2004-05-31 | 株式会社日立製作所 | コンピュータシステム及びバス間制御回路 |
US5787265A (en) * | 1995-09-28 | 1998-07-28 | Emc Corporation | Bus arbitration system having a pair of logic networks to control data transfer between a memory and a pair of buses |
US5754804A (en) * | 1996-01-30 | 1998-05-19 | International Business Machines Corporation | Method and system for managing system bus communications in a data processing system |
US5737544A (en) * | 1996-04-08 | 1998-04-07 | Vlsi Technology, Inc. | Link system controller interface linking a PCI bus to multiple other buses |
JPH09325936A (ja) * | 1996-06-03 | 1997-12-16 | Canon Inc | データ処理装置 |
US5793992A (en) * | 1996-06-13 | 1998-08-11 | Vlsi Technology, Inc. | Method and apparatus for arbitrating access to main memory of a computer system |
DE19636381C1 (de) * | 1996-09-09 | 1998-03-12 | Ibm | Bus mit anforderungsabhängiger Anpassung der in beiden Richtungen zur Verfügung stehenden Bandbreite |
US5887144A (en) * | 1996-11-20 | 1999-03-23 | International Business Machines Corp. | Method and system for increasing the load and expansion capabilities of a bus through the use of in-line switches |
TW448363B (en) * | 1997-02-17 | 2001-08-01 | Ssd Co Ltd | High speed processor system with bus arbitration |
US6067593A (en) * | 1997-07-18 | 2000-05-23 | Avido Systems, Inc. | Universal memory bus and card |
US5857086A (en) * | 1997-05-13 | 1999-01-05 | Compaq Computer Corp. | Apparatus method and system for peripheral component interconnect bus using accelerated graphics port logic circuits |
US5983303A (en) * | 1997-05-27 | 1999-11-09 | Fusion Micromedia Corporation | Bus arrangements for interconnection of discrete and/or integrated modules in a digital system and associated method |
US6493407B1 (en) * | 1997-05-27 | 2002-12-10 | Fusion Micromedia Corporation | Synchronous latching bus arrangement for interfacing discrete and/or integrated modules in a digital system and associated method |
US6658537B2 (en) * | 1997-06-09 | 2003-12-02 | 3Com Corporation | DMA driven processor cache |
JP3524337B2 (ja) | 1997-07-25 | 2004-05-10 | キヤノン株式会社 | バス管理装置及びそれを有する複合機器の制御装置 |
US5958033A (en) * | 1997-08-13 | 1999-09-28 | Hewlett Packard Company | On- the-fly partitionable computer bus for enhanced operation with varying bus clock frequencies |
JPH11134288A (ja) * | 1997-10-28 | 1999-05-21 | Nec Corp | バスコントローラ |
US5872993A (en) * | 1997-12-01 | 1999-02-16 | Advanced Micro Devices, Inc. | Communications system with multiple, simultaneous accesses to a memory |
US6240481B1 (en) * | 1997-12-22 | 2001-05-29 | Konica Corporation | Data bus control for image forming apparatus |
JP4114988B2 (ja) * | 1997-12-22 | 2008-07-09 | コニカミノルタホールディングス株式会社 | データ処理装置 |
JPH11187230A (ja) * | 1997-12-22 | 1999-07-09 | Konica Corp | 画像形成装置 |
JPH11184801A (ja) * | 1997-12-22 | 1999-07-09 | Konica Corp | インタフェース装置及びデータ処理システム |
JPH11203161A (ja) * | 1998-01-07 | 1999-07-30 | Mitsubishi Electric Corp | マイクロコンピュータ |
US6182112B1 (en) * | 1998-06-12 | 2001-01-30 | Unisys Corporation | Method of and apparatus for bandwidth control of transfers via a bi-directional interface |
US6223230B1 (en) * | 1998-06-15 | 2001-04-24 | Sun Microsystems, Inc. | Direct memory access in a bridge for a multi-processor system |
US6434649B1 (en) * | 1998-10-14 | 2002-08-13 | Hitachi, Ltd. | Data streamer |
US6608625B1 (en) | 1998-10-14 | 2003-08-19 | Hitachi, Ltd. | Three dimensional graphic processor |
US6347344B1 (en) | 1998-10-14 | 2002-02-12 | Hitachi, Ltd. | Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor |
US6560674B1 (en) | 1998-10-14 | 2003-05-06 | Hitachi, Ltd. | Data cache system |
JP2000148659A (ja) * | 1998-11-11 | 2000-05-30 | Nec Corp | バス制御方法およびバス制御装置、並びに記録媒体 |
US6349357B1 (en) | 1999-03-04 | 2002-02-19 | Sun Microsystems, Inc. | Storage architecture providing scalable performance through independent control and data transfer paths |
US6397267B1 (en) * | 1999-03-04 | 2002-05-28 | Sun Microsystems, Inc. | Redirected I/O for scalable performance storage architecture |
US6370605B1 (en) | 1999-03-04 | 2002-04-09 | Sun Microsystems, Inc. | Switch based scalable performance storage architecture |
JP2000315186A (ja) * | 1999-05-06 | 2000-11-14 | Hitachi Ltd | 半導体装置 |
JP3818621B2 (ja) * | 1999-06-17 | 2006-09-06 | 株式会社日立超エル・エス・アイ・システムズ | バスブリッジ回路およびデータ処理システム |
US6604155B1 (en) | 1999-11-09 | 2003-08-05 | Sun Microsystems, Inc. | Storage architecture employing a transfer node to achieve scalable performance |
KR100385233B1 (ko) * | 2000-03-14 | 2003-05-23 | 삼성전자주식회사 | 데이터 프로세싱 시스템의 익스포넌트 유닛 |
US6785734B1 (en) | 2000-04-10 | 2004-08-31 | International Business Machines Corporation | System and method for processing control information from a general through a data processor when a control processor of a network processor being congested |
JP2002041495A (ja) * | 2000-07-21 | 2002-02-08 | Denso Corp | マイクロコンピュータ |
US6874039B2 (en) * | 2000-09-08 | 2005-03-29 | Intel Corporation | Method and apparatus for distributed direct memory access for systems on chip |
US6959354B2 (en) * | 2001-03-08 | 2005-10-25 | Sony Corporation | Effective bus utilization using multiple bus interface circuits and arbitration logic circuit |
US6577817B2 (en) | 2001-07-03 | 2003-06-10 | Howard Harris Builder | Water heater |
JP2003085127A (ja) * | 2001-09-11 | 2003-03-20 | Seiko Epson Corp | デュアルバスを有する半導体装置、デュアルバスシステム及びメモリ共有デュアルバスシステム並びにそれを用いた電子機器 |
US7437493B2 (en) * | 2001-09-28 | 2008-10-14 | Dot Hill Systems Corp. | Modular architecture for a network storage controller |
US7340555B2 (en) * | 2001-09-28 | 2008-03-04 | Dot Hill Systems Corporation | RAID system for performing efficient mirrored posted-write operations |
US7315911B2 (en) * | 2005-01-20 | 2008-01-01 | Dot Hill Systems Corporation | Method for efficient inter-processor communication in an active-active RAID system using PCI-express links |
US7143227B2 (en) * | 2003-02-18 | 2006-11-28 | Dot Hill Systems Corporation | Broadcast bridge apparatus for transferring data to redundant memory subsystems in a storage controller |
US7536495B2 (en) * | 2001-09-28 | 2009-05-19 | Dot Hill Systems Corporation | Certified memory-to-memory data transfer between active-active raid controllers |
US7062591B2 (en) * | 2001-09-28 | 2006-06-13 | Dot Hill Systems Corp. | Controller data sharing using a modular DMA architecture |
US6839788B2 (en) * | 2001-09-28 | 2005-01-04 | Dot Hill Systems Corp. | Bus zoning in a channel independent storage controller architecture |
US7146448B2 (en) * | 2001-09-28 | 2006-12-05 | Dot Hill Systems Corporation | Apparatus and method for adopting an orphan I/O port in a redundant storage controller |
US7380115B2 (en) * | 2001-11-09 | 2008-05-27 | Dot Hill Systems Corp. | Transferring data using direct memory access |
KR100453821B1 (ko) * | 2002-10-09 | 2004-10-20 | 한국전자통신연구원 | 마이크로 컨트롤러를 위한 데이터 버스 시스템 |
TWI237764B (en) * | 2003-04-28 | 2005-08-11 | Via Tech Inc | Control chip with function for inhibiting bus cycle, circuit and method thereof |
JP2004046851A (ja) * | 2003-06-24 | 2004-02-12 | Canon Inc | バス管理装置及びそれを有する複合機器の制御装置 |
CN1816792A (zh) * | 2003-07-02 | 2006-08-09 | 新世代株式会社 | 信息处理装置、信息处理系统、操作物、信息处理方法、信息处理程序以及游戏系统 |
JP2005221731A (ja) * | 2004-02-05 | 2005-08-18 | Konica Minolta Photo Imaging Inc | 撮像装置 |
KR100604835B1 (ko) * | 2004-02-24 | 2006-07-26 | 삼성전자주식회사 | 프로토콜 변환중재회로, 이를 구비하는 시스템과 신호변환중재방법 |
US20050228926A1 (en) * | 2004-04-05 | 2005-10-13 | Smith Zachary S | Virtual-bus interface and associated system and method |
US7284082B2 (en) * | 2004-08-19 | 2007-10-16 | Lsi Corporation | Controller apparatus and method for improved data transfer |
JP2006155387A (ja) * | 2004-11-30 | 2006-06-15 | Yamaha Corp | コンピュータシステム |
US7543096B2 (en) * | 2005-01-20 | 2009-06-02 | Dot Hill Systems Corporation | Safe message transfers on PCI-Express link from RAID controller to receiver-programmable window of partner RAID controller CPU memory |
US20060164510A1 (en) * | 2005-01-24 | 2006-07-27 | Doron Adler | Sensor with narrow mounting profile |
JP4534854B2 (ja) * | 2005-04-26 | 2010-09-01 | ソニー株式会社 | 情報処理システム、情報処理装置および方法、並びにプログラム |
JP4337783B2 (ja) | 2005-06-30 | 2009-09-30 | セイコーエプソン株式会社 | データ転送制御装置及び電子機器 |
US7283418B2 (en) * | 2005-07-26 | 2007-10-16 | Micron Technology, Inc. | Memory device and method having multiple address, data and command buses |
US7536508B2 (en) * | 2006-06-30 | 2009-05-19 | Dot Hill Systems Corporation | System and method for sharing SATA drives in active-active RAID controller system |
US7681089B2 (en) | 2007-02-20 | 2010-03-16 | Dot Hill Systems Corporation | Redundant storage controller system with enhanced failure analysis capability |
DE102007029833B4 (de) * | 2007-06-28 | 2019-03-28 | Texas Instruments Deutschland Gmbh | Mikrocontroller mit Datenmodifikationsmodul und System umfassend ein Datenmodifikationsmodul |
US20090046171A1 (en) * | 2007-08-16 | 2009-02-19 | C2Cure, Inc. | Non-linear color correction |
US8290924B2 (en) * | 2008-08-29 | 2012-10-16 | Empire Technology Development Llc | Providing answer to keyword based query from natural owner of information |
US20100138575A1 (en) | 2008-12-01 | 2010-06-03 | Micron Technology, Inc. | Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices |
US20100174887A1 (en) * | 2009-01-07 | 2010-07-08 | Micron Technology Inc. | Buses for Pattern-Recognition Processors |
JP4599524B2 (ja) * | 2009-08-11 | 2010-12-15 | 株式会社日立製作所 | データ処理装置及び方法 |
JP6838725B2 (ja) * | 2016-10-20 | 2021-03-03 | 日立Astemo株式会社 | カメラ装置 |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4016546A (en) * | 1974-10-30 | 1977-04-05 | Motorola, Inc. | Bus switch coupling for series-coupled address bus sections in a microprocessor |
DE2546202A1 (de) * | 1975-10-15 | 1977-04-28 | Siemens Ag | Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems |
JPS5248440A (en) * | 1975-10-15 | 1977-04-18 | Toshiba Corp | Memory access control system |
US4363094A (en) * | 1977-12-29 | 1982-12-07 | M/A-COM DDC, Inc. | Communications processor |
US4471456A (en) * | 1980-04-14 | 1984-09-11 | Sperry Corporation | Multifunction network |
US4453214A (en) * | 1981-09-08 | 1984-06-05 | Sperry Corporation | Bus arbitrating circuit |
NL8202060A (nl) * | 1982-05-19 | 1983-12-16 | Philips Nv | Rekenmachinesysteem met een bus voor data-, adres- en besturingssignalen, welke bevat een linkerbus en een rechterbus. |
IT1206331B (it) * | 1983-10-25 | 1989-04-14 | Honeywell Inf Systems | Architettura di sistema di elaborazione dati. |
JPS60254928A (ja) * | 1984-05-31 | 1985-12-16 | Nec Corp | セツト・スタンバイ通信方式 |
CA1247248A (en) * | 1984-12-07 | 1988-12-20 | Shouki Yoshida | Transfer control equipment |
NO173304C (no) * | 1984-12-20 | 1993-11-24 | Honeywell Inc | Dobbelt buss-system |
US4780813A (en) * | 1985-02-25 | 1988-10-25 | Itt Corporation | Data transport control apparatus |
US4736291A (en) * | 1985-11-22 | 1988-04-05 | Texas Instruments Incorporated | General-purpose array processor |
US4851990A (en) * | 1987-02-09 | 1989-07-25 | Advanced Micro Devices, Inc. | High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure |
US4933846A (en) * | 1987-04-24 | 1990-06-12 | Network Systems Corporation | Network communications adapter with dual interleaved memory banks servicing multiple processors |
JPS648465A (en) * | 1987-06-30 | 1989-01-12 | Mitsubishi Electric Corp | Tri-state bus circuit |
US4982321A (en) * | 1987-10-23 | 1991-01-01 | Honeywell Inc. | Dual bus system |
US5003465A (en) * | 1988-06-27 | 1991-03-26 | International Business Machines Corp. | Method and apparatus for increasing system throughput via an input/output bus and enhancing address capability of a computer system during DMA read/write operations between a common memory and an input/output device |
JPH02128250A (ja) * | 1988-11-08 | 1990-05-16 | Nec Ibaraki Ltd | 情報処理装置のアクセス制御回路 |
US4945267A (en) * | 1989-01-10 | 1990-07-31 | Actel Corporation | Integrated circuit bus switching circuit |
US5274795A (en) * | 1989-08-18 | 1993-12-28 | Schlumberger Technology Corporation | Peripheral I/O bus and programmable bus interface for computer data acquisition |
JP2910303B2 (ja) * | 1990-06-04 | 1999-06-23 | 株式会社日立製作所 | 情報処理装置 |
IE860318L (en) * | 1990-10-01 | 1986-08-05 | Digital Equipment Corp | System bus for a multi-cache data processing system |
US5359715A (en) * | 1991-09-16 | 1994-10-25 | Ncr Corporation | Architectures for computer systems having multiple processors, multiple system buses and multiple I/O buses interfaced via multiple ported interfaces |
-
1991
- 1991-05-10 JP JP3105536A patent/JP2910303B2/ja not_active Expired - Lifetime
- 1991-06-03 KR KR1019910009157A patent/KR940001274B1/ko not_active IP Right Cessation
- 1991-06-04 DE DE4118331A patent/DE4118331C2/de not_active Expired - Lifetime
-
1994
- 1994-09-26 US US08/311,893 patent/US5483642A/en not_active Expired - Lifetime
-
1995
- 1995-05-17 US US08/443,361 patent/US5506973A/en not_active Expired - Lifetime
- 1995-05-24 US US08/449,088 patent/US5668956A/en not_active Expired - Lifetime
-
1996
- 1996-02-15 US US08/601,993 patent/US5751976A/en not_active Expired - Lifetime
-
1997
- 1997-10-29 US US08/959,913 patent/US5889971A/en not_active Expired - Lifetime
-
1998
- 1998-08-31 US US09/143,985 patent/US5935231A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR940001274B1 (ko) | 1994-02-18 |
US5506973A (en) | 1996-04-09 |
DE4118331A1 (de) | 1992-01-09 |
JPH04227557A (ja) | 1992-08-17 |
US5889971A (en) | 1999-03-30 |
US5751976A (en) | 1998-05-12 |
US5935231A (en) | 1999-08-10 |
KR920001358A (ko) | 1992-01-30 |
US5668956A (en) | 1997-09-16 |
US5483642A (en) | 1996-01-09 |
JP2910303B2 (ja) | 1999-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE4118331C2 (de) | Bussystem zur Anwendung bei einem Informationsverarbeitungsgerät | |
DE69632369T2 (de) | HDLC-Anordnung mit verteiltem internen Bus | |
DE60314347T2 (de) | Betriebsmittelverwaltungsgerät | |
DE69936524T2 (de) | Betriebsweise und schaltkreis eines speichers mit seriellem zugriff | |
DE3300260C2 (de) | ||
DE3642324C2 (de) | Multiprozessoranlage mit Prozessor-Zugriffssteuerung | |
DE2702090A1 (de) | Geraet zur verarbeitung von unterbrechungen in mikroverarbeitungssystemen | |
DE2854397A1 (de) | Pufferspeichereinheit fuer ein datenverarbeitungssystem | |
DE19900365A1 (de) | Hochgeschwindigkeits-Halbleiterspeichervorrichtung, die eine Datensequenz für eine Burst-Übertragung ändern kann | |
DE2036729A1 (de) | Digital Datenverarbeiter | |
DE3320191A1 (de) | Uebertragungssystem zwischen computern | |
DE19828620A1 (de) | Während des Betriebs aufteilbarer Computerbus für einen verbesserten Betrieb mit sich ändernden Bustaktfrequenzen | |
EP0062141B1 (de) | Schaltungsanordnung zur Eingabe von Steuerbefehlen in ein Mikrocomputersystem | |
DE2854782A1 (de) | Datenverarbeitungssystem | |
DE60029167T2 (de) | Arbiter und Arbitrierungsverfahren | |
DE60009817T2 (de) | Gemeinsamen Speicher verteilende Multiprozessorvorrichtung | |
DE2415600C2 (de) | ||
DE1925427A1 (de) | Datenuebertragungsvorrichtung zum UEbertragen von Daten zwischen Informationsspeichern | |
DE3501194A1 (de) | Verfahren und vorrichtung zum datenaustausch zwischen mikroprozessoren | |
DE2844295A1 (de) | Verfahren und vorrichtung zur steuerung der datentransferrichtung auf einem datenbus | |
DE4409066C2 (de) | Bilddaten-Kompressions/Expansions-Schaltung | |
DE102006009034B3 (de) | Verfahren zum Betreiben eines Bussystems sowie Halbleiter-Bauelement, insbesondere Mikroprozessor- bzw. Mikrocontroller | |
DE60211874T2 (de) | Anordnung von zwei Geräten, verbunden durch einen Kreuzvermittlungsschalter | |
DE2316321C2 (de) | Schaltungsanordnung an der Schnittstelle zwischen einer Steuerung eines Rechenwerkes und einem Hauptspeichers einer Rechenanlage | |
DE102005040109B4 (de) | Halbleiterspeicherchip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8125 | Change of the main classification |
Ipc: G06F 13/36 |
|
8172 | Supplementary division/partition in: |
Ref country code: DE Ref document number: 4143584 Format of ref document f/p: P |
|
Q171 | Divided out to: |
Ref country code: DE Ref document number: 4143584 |
|
AH | Division in |
Ref country code: DE Ref document number: 4143584 Format of ref document f/p: P |
|
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
AH | Division in |
Ref country code: DE Ref document number: 4143584 Format of ref document f/p: P |
|
R071 | Expiry of right | ||
R071 | Expiry of right |