DE50209782D1 - Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer - Google Patents

Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer

Info

Publication number
DE50209782D1
DE50209782D1 DE50209782T DE50209782T DE50209782D1 DE 50209782 D1 DE50209782 D1 DE 50209782D1 DE 50209782 T DE50209782 T DE 50209782T DE 50209782 T DE50209782 T DE 50209782T DE 50209782 D1 DE50209782 D1 DE 50209782D1
Authority
DE
Germany
Prior art keywords
self
producing
semiconductor wafer
adjusted structure
adjusted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE50209782T
Other languages
English (en)
Inventor
Matthias Goldbach
Thomas Hecht
Joern Luetzen
Bernhard Sell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to DE50209782T priority Critical patent/DE50209782D1/de
Application granted granted Critical
Publication of DE50209782D1 publication Critical patent/DE50209782D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/20Exposure; Apparatus therefor
    • G03F7/2022Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
    • G03F7/203Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure comprising an imagewise exposure to electromagnetic radiation or corpuscular radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/038Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H10B12/0385Making a connection between the transistor and the capacitor, e.g. buried strap
DE50209782T 2001-08-02 2002-07-18 Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer Expired - Lifetime DE50209782D1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE50209782T DE50209782D1 (de) 2001-08-02 2002-07-18 Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE10137830A DE10137830A1 (de) 2001-08-02 2001-08-02 Verfahren zum Herstellen einer selbstjustierten Struktur auf einem Halbleiter-Wafer
DE50209782T DE50209782D1 (de) 2001-08-02 2002-07-18 Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer
PCT/DE2002/002651 WO2003017342A2 (de) 2001-08-02 2002-07-18 Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer

Publications (1)

Publication Number Publication Date
DE50209782D1 true DE50209782D1 (de) 2007-05-03

Family

ID=7694088

Family Applications (2)

Application Number Title Priority Date Filing Date
DE10137830A Ceased DE10137830A1 (de) 2001-08-02 2001-08-02 Verfahren zum Herstellen einer selbstjustierten Struktur auf einem Halbleiter-Wafer
DE50209782T Expired - Lifetime DE50209782D1 (de) 2001-08-02 2002-07-18 Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE10137830A Ceased DE10137830A1 (de) 2001-08-02 2001-08-02 Verfahren zum Herstellen einer selbstjustierten Struktur auf einem Halbleiter-Wafer

Country Status (7)

Country Link
US (1) US7041568B2 (de)
EP (1) EP1412969B1 (de)
JP (1) JP3989898B2 (de)
KR (1) KR100602918B1 (de)
DE (2) DE10137830A1 (de)
TW (1) TW567391B (de)
WO (1) WO2003017342A2 (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7343581B2 (en) * 2005-06-27 2008-03-11 Tela Innovations, Inc. Methods for creating primitive constructed standard cells
US7590968B1 (en) 2006-03-01 2009-09-15 Tela Innovations, Inc. Methods for risk-informed chip layout generation
US7908578B2 (en) * 2007-08-02 2011-03-15 Tela Innovations, Inc. Methods for designing semiconductor device with dynamic array section
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US8448102B2 (en) 2006-03-09 2013-05-21 Tela Innovations, Inc. Optimizing layout of irregular structures in regular layout context
US8247846B2 (en) 2006-03-09 2012-08-21 Tela Innovations, Inc. Oversized contacts and vias in semiconductor chip defined by linearly constrained topology
US8653857B2 (en) 2006-03-09 2014-02-18 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US7943967B2 (en) 2006-03-09 2011-05-17 Tela Innovations, Inc. Semiconductor device and associated layouts including diffusion contact placement restriction based on relation to linear conductive segments
US8225239B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining and utilizing sub-resolution features in linear topology
US7956421B2 (en) 2008-03-13 2011-06-07 Tela Innovations, Inc. Cross-coupled transistor layouts in restricted gate level layout architecture
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US8839175B2 (en) 2006-03-09 2014-09-16 Tela Innovations, Inc. Scalable meta-data objects
US9035359B2 (en) 2006-03-09 2015-05-19 Tela Innovations, Inc. Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods
US8245180B2 (en) 2006-03-09 2012-08-14 Tela Innovations, Inc. Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same
US8541879B2 (en) 2007-12-13 2013-09-24 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US7446352B2 (en) 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US8658542B2 (en) 2006-03-09 2014-02-25 Tela Innovations, Inc. Coarse grid design methods and structures
US8225261B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining contact grid in dynamic array architecture
US7932545B2 (en) 2006-03-09 2011-04-26 Tela Innovations, Inc. Semiconductor device and associated layouts including gate electrode level region having arrangement of six linear conductive segments with side-to-side spacing less than 360 nanometers
US9009641B2 (en) 2006-03-09 2015-04-14 Tela Innovations, Inc. Circuits with linear finfet structures
US7763534B2 (en) 2007-10-26 2010-07-27 Tela Innovations, Inc. Methods, structures and designs for self-aligning local interconnects used in integrated circuits
US7586800B1 (en) 2006-08-08 2009-09-08 Tela Innovations, Inc. Memory timing apparatus and associated methods
US7979829B2 (en) * 2007-02-20 2011-07-12 Tela Innovations, Inc. Integrated circuit cell library with cell-level process compensation technique (PCT) application and associated methods
US8286107B2 (en) 2007-02-20 2012-10-09 Tela Innovations, Inc. Methods and systems for process compensation technique acceleration
US8667443B2 (en) 2007-03-05 2014-03-04 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US8453094B2 (en) 2008-01-31 2013-05-28 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US7939443B2 (en) 2008-03-27 2011-05-10 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
SG10201608214SA (en) 2008-07-16 2016-11-29 Tela Innovations Inc Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US9122832B2 (en) 2008-08-01 2015-09-01 Tela Innovations, Inc. Methods for controlling microloading variation in semiconductor wafer layout and fabrication
US8661392B2 (en) 2009-10-13 2014-02-25 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the Same
US9159627B2 (en) 2010-11-12 2015-10-13 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4379833A (en) 1981-12-31 1983-04-12 International Business Machines Corporation Self-aligned photoresist process
GB9114018D0 (en) 1991-06-28 1991-08-14 Philips Electronic Associated Thin-film transistor manufacture
JP2658913B2 (ja) * 1994-10-28 1997-09-30 日本電気株式会社 半導体装置およびその製造方法
US5879866A (en) 1994-12-19 1999-03-09 International Business Machines Corporation Image recording process with improved image tolerances using embedded AR coatings
KR0171984B1 (ko) * 1995-12-11 1999-03-30 김주용 박막 트랜지스터의 자기 정렬 노광 방법
US5935763A (en) * 1996-06-11 1999-08-10 International Business Machines Corporation Self-aligned pattern over a reflective layer
US5981150A (en) 1996-07-05 1999-11-09 Kabushiki Kaisha Toshiba Method for forming a resist pattern
US5953763A (en) * 1996-11-11 1999-09-21 Gouget; Jacques Maurice Safety urinal
DE19845058A1 (de) 1998-09-30 2000-04-13 Siemens Ag DRAM-Zellenanordnung und Verfahren zu deren Herstellung
US6080654A (en) 1999-08-20 2000-06-27 Advanced Micro Devices, Inc. Simplified method of forming self-aligned vias in a semiconductor device
WO2001039258A1 (en) * 1999-11-22 2001-05-31 Sony Corporation Functional device and method of manufacturing the same
EP1458028B1 (de) * 1999-12-02 2011-05-11 Nikon Corporation Festkörperbildsensor und dessen Herstellungsverfahren
TW541605B (en) * 2000-07-07 2003-07-11 Hitachi Ltd Fabrication method of semiconductor integrated circuit device

Also Published As

Publication number Publication date
EP1412969A2 (de) 2004-04-28
JP3989898B2 (ja) 2007-10-10
US7041568B2 (en) 2006-05-09
DE10137830A1 (de) 2003-02-27
US20040259032A1 (en) 2004-12-23
WO2003017342A3 (de) 2003-06-26
EP1412969B1 (de) 2007-03-21
KR20040030865A (ko) 2004-04-09
TW567391B (en) 2003-12-21
WO2003017342A2 (de) 2003-02-27
KR100602918B1 (ko) 2006-07-19
JP2004538661A (ja) 2004-12-24

Similar Documents

Publication Publication Date Title
DE50209782D1 (de) Verfahren zum herstellen einer selbstjustierten struktur auf einem halbleiter-wafer
DE60307157D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE60227736D1 (de) Verfahren zum Herstellen einer Dual-Damascene-Struktur
DE10196115T1 (de) Verfahren zum Herstellen eines Halbleiterwafers
DE60113574D1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE60044639D1 (de) Verfahren zur herstellung einer halbleitervorrichtung
DE60239809D1 (de) Gerät und verfahren zum herstellen einer halbleitervorrichtung und verfahren zum reinigen eines halbleiterherstellungsgerätes
DE60042254D1 (de) Verfahren zur Herstellung einer Halbleiter-Anordnung
DE60143882D1 (de) Verfahren zur Herstellung einer MOS-gesteuerten Halbleiteranordnung
DE60201869D1 (de) Verfahren zur Herstellung einer Struktur
DE50214710D1 (de) Nanoröhren-anordnung und verfahren zum herstellen einer nanoröhren-anordnung
DE50308874D1 (de) Method for producing a semiconductor wafer
DE60042787D1 (de) Verfahren zur Herstellung einer verpackten Halbleiteranordnung
DE69918636D1 (de) Verfahren zur herstellung einer halbleitervorrichtung
DE60044470D1 (de) Verfahren zur herstellung eines halbleiterelement
DE60211190D1 (de) Verfahren zur herstellung einer halbleiter-schichtstruktur und entsprechende struktur
DE60124452D1 (de) CVD Verfahren zum Herstellen von amorphem Silizium
DE60105830D1 (de) Verfahren zum Abtragen einer Metallschicht
DE60223328D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE60219540D1 (de) Verfahren und Vorrichtung zum Planarisieren einer Halbleiterscheibe
DE60225135D1 (de) Verfahren zur herstellung eines halbleiterswafers
DE60037188D1 (de) Verfahren zum Betreiben eines Suszeptors für Halbleiterscheiben
DE60207907D1 (de) Verfahren zur Herstellung einer Halbleiterschaltung
DE50207620D1 (de) Verfahren zum Herstellen einer Polyamidformmasse
DE50202891D1 (de) Verfahren zum Herstellen einer Halbleiterstruktur unter Verwendung einer Schutzschicht

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: QIMONDA AG, 81739 MUENCHEN, DE