DE60131934D1 - Vor- und rückseitig elektrisch leitendes Substrat und seine Herstellung - Google Patents

Vor- und rückseitig elektrisch leitendes Substrat und seine Herstellung

Info

Publication number
DE60131934D1
DE60131934D1 DE60131934T DE60131934T DE60131934D1 DE 60131934 D1 DE60131934 D1 DE 60131934D1 DE 60131934 T DE60131934 T DE 60131934T DE 60131934 T DE60131934 T DE 60131934T DE 60131934 D1 DE60131934 D1 DE 60131934D1
Authority
DE
Germany
Prior art keywords
production
electrically conductive
conductive substrate
back electrically
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60131934T
Other languages
English (en)
Other versions
DE60131934T2 (de
Inventor
Kiyokazu Moriizumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE60131934D1 publication Critical patent/DE60131934D1/de
Publication of DE60131934T2 publication Critical patent/DE60131934T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147—Semiconductor insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • H05K1/0222—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6616—Vertical connections, e.g. vias
    • H01L2223/6622—Coaxial feed-throughs in active or passive substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09809—Coaxial layout
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0369—Etching selective parts of a metal substrate through part of its thickness, e.g. using etch resist
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49204—Contact or terminal manufacturing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49204—Contact or terminal manufacturing
    • Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
    • Y10T29/49222—Contact or terminal manufacturing by assembling plural parts forming array of contacts or terminals
DE60131934T 2000-07-27 2001-02-14 Vor- und rückseitig elektrisch leitendes Substrat und seine Herstellung Expired - Lifetime DE60131934T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000226269 2000-07-27
JP2000226269A JP4023076B2 (ja) 2000-07-27 2000-07-27 表裏導通基板及びその製造方法

Publications (2)

Publication Number Publication Date
DE60131934D1 true DE60131934D1 (de) 2008-01-31
DE60131934T2 DE60131934T2 (de) 2008-12-18

Family

ID=18719914

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60131934T Expired - Lifetime DE60131934T2 (de) 2000-07-27 2001-02-14 Vor- und rückseitig elektrisch leitendes Substrat und seine Herstellung

Country Status (4)

Country Link
US (2) US7579553B2 (de)
EP (1) EP1176641B1 (de)
JP (1) JP4023076B2 (de)
DE (1) DE60131934T2 (de)

Families Citing this family (113)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7026223B2 (en) 2002-03-28 2006-04-11 M/A-Com, Inc Hermetic electric component package
US7358116B2 (en) * 2002-04-29 2008-04-15 Intel Corporation Substrate conductive post formation
JP4488684B2 (ja) * 2002-08-09 2010-06-23 イビデン株式会社 多層プリント配線板
US7259080B2 (en) * 2002-09-06 2007-08-21 Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. Glass-type planar substrate, use thereof, and method for the production thereof
JP3666749B2 (ja) 2003-01-07 2005-06-29 沖電気工業株式会社 半導体装置
EP1609206B1 (de) 2003-03-04 2010-07-28 Rohm and Haas Electronic Materials, L.L.C. Koaxiale wellenleitermikrostrukturen und verfahern zu ihrer bildung
US7282932B2 (en) * 2004-03-02 2007-10-16 Micron Technology, Inc. Compliant contact pin assembly, card system and methods thereof
US7229933B2 (en) * 2004-03-31 2007-06-12 Intel Corporation Embossing processes for substrate imprinting, structures made thereby, and polymers used therefor
JP3999759B2 (ja) * 2004-04-02 2007-10-31 富士通株式会社 基板及び電子機器
JP4426482B2 (ja) * 2005-02-28 2010-03-03 Ｏｋｉセミコンダクタ株式会社 パッケージ基台およびその製造方法、並びにそのパッケージ基台を備えた半導体パッケージ
JP2006294527A (ja) * 2005-04-14 2006-10-26 Nec Corp コネクタ及びその製造方法
US20060264029A1 (en) * 2005-05-23 2006-11-23 Intel Corporation Low inductance via structures
US9601474B2 (en) * 2005-07-22 2017-03-21 Invensas Corporation Electrically stackable semiconductor wafer and chip packages
JP5088135B2 (ja) * 2005-10-18 2012-12-05 日本電気株式会社 垂直信号経路、それを有するプリント基板及びそのプリント基板と半導体素子とを有する半導体パッケージ
EP1968693A4 (de) * 2005-12-22 2011-04-27 Proteus Biomedical Inc Implantierbarer integrierter kreislauf
EP2041789A2 (de) * 2006-06-20 2009-04-01 Nxp B.V. Leistungsverstärkerbaugruppe
US7473577B2 (en) * 2006-08-11 2009-01-06 International Business Machines Corporation Integrated chip carrier with compliant interconnect
US7656256B2 (en) 2006-12-30 2010-02-02 Nuvotronics, PLLC Three-dimensional microstructures having an embedded support member with an aperture therein and method of formation thereof
KR101593686B1 (ko) 2007-03-20 2016-02-12 누보트로닉스, 엘.엘.씨 일체화된 전자 요소들 및 이들의 형성 방법
EP1973189B1 (de) 2007-03-20 2012-12-05 Nuvotronics, LLC Mikrostrukturen einer koaxialen Übertragungsleitung und Herstellungsverfahren dafür
JP5193503B2 (ja) * 2007-06-04 2013-05-08 新光電気工業株式会社 貫通電極付き基板及びその製造方法
TWI375999B (en) * 2007-06-07 2012-11-01 Advanced Semiconductor Eng Substrate with bumps process and structure
JP4735614B2 (ja) * 2007-07-26 2011-07-27 セイコーエプソン株式会社 回路基板
TWI357118B (en) * 2007-08-02 2012-01-21 Advanced Semiconductor Eng Method for forming vias in a substrate
TWI387019B (zh) * 2007-08-02 2013-02-21 Advanced Semiconductor Eng 在基材上形成穿導孔之方法
US8546255B2 (en) * 2007-08-02 2013-10-01 Advanced Semiconductor Engineering, Inc. Method for forming vias in a semiconductor substrate and a semiconductor device having the semiconductor substrate
TWI365483B (en) * 2007-12-04 2012-06-01 Advanced Semiconductor Eng Method for forming a via in a substrate
US8273603B2 (en) * 2008-04-04 2012-09-25 The Charles Stark Draper Laboratory, Inc. Interposers, electronic modules, and methods for forming the same
US8273995B2 (en) * 2008-06-27 2012-09-25 Qualcomm Incorporated Concentric vias in electronic substrate
JP2010045134A (ja) * 2008-08-11 2010-02-25 Shinko Electric Ind Co Ltd 多層配線基板、半導体パッケージ及び製造方法
JP4833307B2 (ja) * 2009-02-24 2011-12-07 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体モジュール、端子板、端子板の製造方法および半導体モジュールの製造方法
US8471156B2 (en) * 2009-08-28 2013-06-25 Advanced Semiconductor Engineering, Inc. Method for forming a via in a substrate and substrate with a via
US8242604B2 (en) * 2009-10-28 2012-08-14 International Business Machines Corporation Coaxial through-silicon via
TWI370532B (en) * 2009-11-12 2012-08-11 Ind Tech Res Inst Chip package structure and method for fabricating the same
US20110123783A1 (en) 2009-11-23 2011-05-26 David Sherrer Multilayer build processses and devices thereof
TWI392069B (zh) * 2009-11-24 2013-04-01 Advanced Semiconductor Eng 封裝結構及其封裝製程
KR101796098B1 (ko) * 2010-01-22 2017-11-10 누보트로닉스, 인크. 열관리
US8917150B2 (en) * 2010-01-22 2014-12-23 Nuvotronics, Llc Waveguide balun having waveguide structures disposed over a ground plane and having probes located in channels
WO2011118788A1 (ja) * 2010-03-26 2011-09-29 パナソニック電工株式会社 ガラス埋込シリコン基板の製造方法
WO2011118785A1 (ja) * 2010-03-26 2011-09-29 パナソニック電工株式会社 シリコン配線埋込ガラス基板及びその製造方法
JP5789788B2 (ja) * 2010-03-26 2015-10-07 パナソニックＩｐマネジメント株式会社 シリコン配線埋込ガラス基板及びその製造方法
JP2011228511A (ja) * 2010-04-21 2011-11-10 Asahi Glass Co Ltd 半導体デバイス貫通電極用のガラス基板およびその製造方法
TWI446420B (zh) 2010-08-27 2014-07-21 Advanced Semiconductor Eng 用於半導體製程之載體分離方法
TWI445152B (zh) 2010-08-30 2014-07-11 Advanced Semiconductor Eng 半導體結構及其製作方法
US9007273B2 (en) 2010-09-09 2015-04-14 Advances Semiconductor Engineering, Inc. Semiconductor package integrated with conformal shield and antenna
TWI434387B (zh) 2010-10-11 2014-04-11 Advanced Semiconductor Eng 具有穿導孔之半導體裝置及具有穿導孔之半導體裝置之封裝結構及其製造方法
TWI527174B (zh) * 2010-11-19 2016-03-21 日月光半導體製造股份有限公司 具有半導體元件之封裝結構
CN102479765B (zh) * 2010-11-24 2016-08-24 日月光半导体制造股份有限公司 具有半导体组件的封装结构
TWI445155B (zh) 2011-01-06 2014-07-11 Advanced Semiconductor Eng 堆疊式封裝結構及其製造方法
US8853819B2 (en) 2011-01-07 2014-10-07 Advanced Semiconductor Engineering, Inc. Semiconductor structure with passive element network and manufacturing method thereof
JP2012156403A (ja) * 2011-01-27 2012-08-16 Panasonic Corp ガラス埋込シリコン基板およびその製造方法
US8481425B2 (en) 2011-05-16 2013-07-09 United Microelectronics Corp. Method for fabricating through-silicon via structure
US8866300B1 (en) 2011-06-05 2014-10-21 Nuvotronics, Llc Devices and methods for solder flow control in three-dimensional microstructures
US8814601B1 (en) * 2011-06-06 2014-08-26 Nuvotronics, Llc Batch fabricated microconnectors
US8822336B2 (en) 2011-06-16 2014-09-02 United Microelectronics Corp. Through-silicon via forming method
US8828745B2 (en) 2011-07-06 2014-09-09 United Microelectronics Corp. Method for manufacturing through-silicon via
EP2731783A4 (de) 2011-07-13 2016-03-09 Nuvotronics Llc Verfahren zur herstellung von elektronischen und mechanischen strukturen
US8988895B2 (en) * 2011-08-23 2015-03-24 Tessera, Inc. Interconnection elements with encased interconnects
US8541883B2 (en) 2011-11-29 2013-09-24 Advanced Semiconductor Engineering, Inc. Semiconductor device having shielded conductive vias
US8518823B2 (en) 2011-12-23 2013-08-27 United Microelectronics Corp. Through silicon via and method of forming the same
US8609529B2 (en) 2012-02-01 2013-12-17 United Microelectronics Corp. Fabrication method and structure of through silicon via
US8975157B2 (en) 2012-02-08 2015-03-10 Advanced Semiconductor Engineering, Inc. Carrier bonding and detaching processes for a semiconductor wafer
US8963316B2 (en) 2012-02-15 2015-02-24 Advanced Semiconductor Engineering, Inc. Semiconductor device and method for manufacturing the same
US8691600B2 (en) 2012-05-02 2014-04-08 United Microelectronics Corp. Method for testing through-silicon-via (TSV) structures
US8786060B2 (en) 2012-05-04 2014-07-22 Advanced Semiconductor Engineering, Inc. Semiconductor package integrated with conformal shield and antenna
TWI485826B (zh) * 2012-05-25 2015-05-21 Ind Tech Res Inst 晶片堆疊結構以及晶片堆疊結構的製作方法
US8691688B2 (en) 2012-06-18 2014-04-08 United Microelectronics Corp. Method of manufacturing semiconductor structure
US9275933B2 (en) 2012-06-19 2016-03-01 United Microelectronics Corp. Semiconductor device
US8900996B2 (en) 2012-06-21 2014-12-02 United Microelectronics Corp. Through silicon via structure and method of fabricating the same
US8525296B1 (en) 2012-06-26 2013-09-03 United Microelectronics Corp. Capacitor structure and method of forming the same
US9153542B2 (en) 2012-08-01 2015-10-06 Advanced Semiconductor Engineering, Inc. Semiconductor package having an antenna and manufacturing method thereof
JP5847663B2 (ja) * 2012-08-01 2016-01-27 日本電子材料株式会社 プローブカード用ガイド板の製造方法
US8912844B2 (en) 2012-10-09 2014-12-16 United Microelectronics Corp. Semiconductor structure and method for reducing noise therein
US8937387B2 (en) 2012-11-07 2015-01-20 Advanced Semiconductor Engineering, Inc. Semiconductor device with conductive vias
US8952542B2 (en) 2012-11-14 2015-02-10 Advanced Semiconductor Engineering, Inc. Method for dicing a semiconductor wafer having through silicon vias and resultant structures
US9035457B2 (en) 2012-11-29 2015-05-19 United Microelectronics Corp. Substrate with integrated passive devices and method of manufacturing the same
US9406552B2 (en) 2012-12-20 2016-08-02 Advanced Semiconductor Engineering, Inc. Semiconductor device having conductive via and manufacturing process
US8716104B1 (en) 2012-12-20 2014-05-06 United Microelectronics Corp. Method of fabricating isolation structure
US8841751B2 (en) 2013-01-23 2014-09-23 Advanced Semiconductor Engineering, Inc. Through silicon vias for semiconductor devices and manufacturing method thereof
US9325044B2 (en) 2013-01-26 2016-04-26 Nuvotronics, Inc. Multi-layer digital elliptic filter and method
US9978688B2 (en) 2013-02-28 2018-05-22 Advanced Semiconductor Engineering, Inc. Semiconductor package having a waveguide antenna and manufacturing method thereof
US9089268B2 (en) 2013-03-13 2015-07-28 Advanced Semiconductor Engineering, Inc. Neural sensing device and method for making the same
US9455162B2 (en) 2013-03-14 2016-09-27 Invensas Corporation Low cost interposer and method of fabrication
US9306255B1 (en) 2013-03-15 2016-04-05 Nuvotronics, Inc. Microstructure including microstructural waveguide elements and/or IC chips that are mechanically interconnected to each other
US8987734B2 (en) 2013-03-15 2015-03-24 Advanced Semiconductor Engineering, Inc. Semiconductor wafer, semiconductor process and semiconductor package
US9173583B2 (en) 2013-03-15 2015-11-03 Advanced Semiconductor Engineering, Inc. Neural sensing device and method for making the same
US9306254B1 (en) 2013-03-15 2016-04-05 Nuvotronics, Inc. Substrate-free mechanical interconnection of electronic sub-systems using a spring configuration
US8884398B2 (en) 2013-04-01 2014-11-11 United Microelectronics Corp. Anti-fuse structure and programming method thereof
US9287173B2 (en) 2013-05-23 2016-03-15 United Microelectronics Corp. Through silicon via and process thereof
US9123730B2 (en) 2013-07-11 2015-09-01 United Microelectronics Corp. Semiconductor device having through silicon trench shielding structure surrounding RF circuit
US9024416B2 (en) 2013-08-12 2015-05-05 United Microelectronics Corp. Semiconductor structure
US8916471B1 (en) 2013-08-26 2014-12-23 United Microelectronics Corp. Method for forming semiconductor structure having through silicon via for signal and shielding structure
US9048223B2 (en) 2013-09-03 2015-06-02 United Microelectronics Corp. Package structure having silicon through vias connected to ground potential
US9117804B2 (en) 2013-09-13 2015-08-25 United Microelectronics Corporation Interposer structure and manufacturing method thereof
US9343359B2 (en) 2013-12-25 2016-05-17 United Microelectronics Corp. Integrated structure and method for fabricating the same
US10310009B2 (en) 2014-01-17 2019-06-04 Nuvotronics, Inc Wafer scale test interface unit and contactors
US10340203B2 (en) 2014-02-07 2019-07-02 United Microelectronics Corp. Semiconductor structure with through silicon via and method for fabricating and testing the same
JP6623508B2 (ja) 2014-09-30 2019-12-25 日亜化学工業株式会社 光源及びその製造方法、実装方法
US10847469B2 (en) 2016-04-26 2020-11-24 Cubic Corporation CTE compensation for wafer-level and chip-scale packages and assemblies
KR102281459B1 (ko) * 2014-11-05 2021-07-27 삼성전기주식회사 인쇄회로기판 및 그 제조방법
WO2016094129A1 (en) 2014-12-03 2016-06-16 Nuvotronics, Inc. Systems and methods for manufacturing stacked circuits and transmission lines
JP6427043B2 (ja) * 2015-03-10 2018-11-21 Ｓｐｐテクノロジーズ株式会社 配線基板の製造方法
US9837347B2 (en) * 2015-08-14 2017-12-05 Dyi-chung Hu Coaxial copper pillar
JP6775315B2 (ja) * 2016-04-14 2020-10-28 新光電気工業株式会社 配線基板及びその製造方法
CN105977260B (zh) * 2016-05-20 2019-02-12 京东方科技集团股份有限公司 电源线结构、阵列基板及显示面板
US11501908B2 (en) * 2016-10-04 2022-11-15 Nanohenry, Inc. Miniature inductors and related circuit components and methods of making same
MY192082A (en) * 2016-12-27 2022-07-26 Intel Corp Interconnect core
US10319654B1 (en) 2017-12-01 2019-06-11 Cubic Corporation Integrated chip scale packages
DE102018103505A1 (de) 2018-02-16 2019-08-22 Osram Opto Semiconductors Gmbh Komposithalbleiterbauelement und Verfahren zur Herstellung eines Komposithalbleiterbauelements
US11521923B2 (en) * 2018-05-24 2022-12-06 Intel Corporation Integrated circuit package supports
DE102018128570A1 (de) * 2018-11-14 2020-05-14 Osram Opto Semiconductors Gmbh Verfahren zur herstellung einer vielzahl strahlungsemittierender bauelemente, strahlungsemittierendes bauelement, verfahren zur herstellung eines verbindungsträgers und verbindungsträger
US11676922B2 (en) * 2019-10-28 2023-06-13 Qualcomm Incorporated Integrated device comprising interconnect structures having an inner interconnect, a dielectric layer and a conductive layer
CN113488431A (zh) * 2021-05-24 2021-10-08 北京大学 一种包括高深宽比通孔的玻璃基板的制备方法

Family Cites Families (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3571923A (en) * 1968-12-30 1971-03-23 North American Rockwell Method of making redundant circuit board interconnections
US4379979A (en) * 1981-02-06 1983-04-12 The United States Of America As Represented By The Secretary Of The Navy Controlled porosity sheet for thermionic dispenser cathode and method of manufacture
US4706167A (en) * 1983-11-10 1987-11-10 Telemark Co., Inc. Circuit wiring disposed on solder mask coating
US5294504A (en) * 1988-08-30 1994-03-15 Osaka Gas Company, Ltd. Three-dimensional microstructure as a substrate for a battery electrode
JPH02148862A (ja) * 1988-11-30 1990-06-07 Hitachi Ltd 回路素子パッケージ、キャリヤ基板および製造方法
US4969585A (en) * 1989-02-07 1990-11-13 Hester Kenneth D Liquid dispensing apparatus
US5135606A (en) * 1989-12-08 1992-08-04 Canon Kabushiki Kaisha Process for preparing electrical connecting member
JPH0499372A (ja) * 1990-08-17 1992-03-31 Fujitsu Ltd 半導体装置及びその製造方法
JP3004071B2 (ja) * 1991-04-16 2000-01-31 日本特殊陶業株式会社 集積回路用パッケージ
US5585138A (en) * 1991-07-30 1996-12-17 Nec Corporation Micropin array and production method thereof
JP3014503B2 (ja) * 1991-08-05 2000-02-28 日本特殊陶業株式会社 集積回路用パッケージ
US5473120A (en) * 1992-04-27 1995-12-05 Tokuyama Corporation Multilayer board and fabrication method thereof
JP2752301B2 (ja) * 1992-07-30 1998-05-18 京セラ株式会社 セラミック基板用組成物及びセラミック配線基板
US5432999A (en) * 1992-08-20 1995-07-18 Capps; David F. Integrated circuit lamination process
JPH06120633A (ja) * 1992-10-02 1994-04-28 Hitachi Ltd セラミック配線基板
US5354712A (en) * 1992-11-12 1994-10-11 Northern Telecom Limited Method for forming interconnect structures for integrated circuits
US5319159A (en) * 1992-12-15 1994-06-07 Sony Corporation Double-sided printed wiring board and method of manufacture thereof
US5454161A (en) * 1993-04-29 1995-10-03 Fujitsu Limited Through hole interconnect substrate fabrication process
US5459368A (en) * 1993-08-06 1995-10-17 Matsushita Electric Industrial Co., Ltd. Surface acoustic wave device mounted module
JPH07130702A (ja) * 1993-11-08 1995-05-19 Fujitsu Ltd 白金又はパラジウムよりなる金属膜のパターニング方法
JPH07307326A (ja) * 1994-05-11 1995-11-21 Sony Corp プラズマエッチング装置およびプラズマエッチング方法
US5459096A (en) * 1994-07-05 1995-10-17 Motorola Inc. Process for fabricating a semiconductor device using dual planarization layers
US5541368A (en) * 1994-07-15 1996-07-30 Dell Usa, L.P. Laminated multi chip module interconnect apparatus
JPH08115989A (ja) * 1994-08-24 1996-05-07 Fujitsu Ltd 半導体装置及びその製造方法
KR100398714B1 (ko) * 1994-09-20 2003-11-14 가부시끼가이샤 히다치 세이사꾸쇼 반도체장치및그의실장구조체
JP3474937B2 (ja) * 1994-10-07 2003-12-08 株式会社東芝 実装用配線板の製造方法、半導体パッケージの製造方法
WO1996019829A1 (en) * 1994-12-22 1996-06-27 Pace Benedict G Device for superheating steam
JPH08242591A (ja) * 1995-03-01 1996-09-17 Musashi Kogyo Kk 多結晶シリコンによる多数微細孔構造物の製造方法
JPH08264956A (ja) * 1995-03-23 1996-10-11 Internatl Business Mach Corp <Ibm> 電気的接続構造
JP3116130B2 (ja) * 1995-12-19 2000-12-11 住友金属工業株式会社 Ｂｇａ接続構造の形成方法
JP3509362B2 (ja) * 1996-01-26 2004-03-22 シャープ株式会社 半導体装置及びその製造方法
US5872338A (en) * 1996-04-10 1999-02-16 Prolinx Labs Corporation Multilayer board having insulating isolation rings
JP3420435B2 (ja) * 1996-07-09 2003-06-23 松下電器産業株式会社 基板の製造方法、半導体装置及び半導体装置の製造方法
US5916453A (en) * 1996-09-20 1999-06-29 Fujitsu Limited Methods of planarizing structures on wafers and substrates by polishing
US6245996B1 (en) * 1996-09-27 2001-06-12 Compaq Computer Corporation Electrical interconnect structure having electromigration-inhibiting segments
DE69621017T2 (de) * 1996-10-04 2002-10-31 St Microelectronics Srl Herstellungsverfahren einer flachen Feldemissionsanzeige und nach diesem Verfahren hergestellte Anzeige
JP2891205B2 (ja) * 1996-10-21 1999-05-17 日本電気株式会社 半導体集積回路の製造方法
JP4011695B2 (ja) 1996-12-02 2007-11-21 株式会社東芝 マルチチップ半導体装置用チップおよびその形成方法
EP0860876A3 (de) * 1997-02-21 1999-09-22 DaimlerChrysler AG Anordnung und Verfahren zur Herstellung von CSP-Gehäusen für elektrische Bauteile
JP3988227B2 (ja) * 1997-12-01 2007-10-10 日立化成工業株式会社 半導体チップ搭載用基板の製造法および半導体装置
US6048784A (en) * 1997-12-17 2000-04-11 Texas Instruments Incorporated Transistor having an improved salicided gate and method of construction
US6323132B1 (en) * 1998-01-13 2001-11-27 Applied Materials, Inc. Etching methods for anisotropic platinum profile
JPH11298143A (ja) * 1998-04-10 1999-10-29 Mitsubishi Gas Chem Co Inc 多層プリント配線板の製造方法
JP2917993B1 (ja) * 1998-05-13 1999-07-12 日本電気株式会社 ドライエッチング方法
US6242078B1 (en) * 1998-07-28 2001-06-05 Isola Laminate Systems Corp. High density printed circuit substrate and method of fabrication
US6262579B1 (en) * 1998-11-13 2001-07-17 Kulicke & Soffa Holdings, Inc. Method and structure for detecting open vias in high density interconnect substrates
US6207259B1 (en) * 1998-11-02 2001-03-27 Kyocera Corporation Wiring board
US6258286B1 (en) * 1999-03-02 2001-07-10 Eastman Kodak Company Making ink jet nozzle plates using bore liners
EP1058304B1 (de) * 1999-05-31 2005-08-17 STMicroelectronics S.r.l. Verfahren zur Selbstausrichtung überlappender Leiterbahnen in integrierten elektronischen Schaltungen
US6096656A (en) * 1999-06-24 2000-08-01 Sandia Corporation Formation of microchannels from low-temperature plasma-deposited silicon oxynitride
TW512467B (en) * 1999-10-12 2002-12-01 North Kk Wiring circuit substrate and manufacturing method therefor
US6573652B1 (en) * 1999-10-25 2003-06-03 Battelle Memorial Institute Encapsulated display devices
US6333252B1 (en) * 2000-01-05 2001-12-25 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6733681B1 (en) * 2000-03-31 2004-05-11 Seagate Technology Llc Laterally supported handle wafer for through-wafer reactive-ion etch micromachining
JP3609737B2 (ja) * 2001-03-22 2005-01-12 三洋電機株式会社 回路装置の製造方法
JP3678361B2 (ja) * 2001-06-08 2005-08-03 大日本印刷株式会社 ガスバリアフィルム
US6866949B2 (en) * 2002-03-08 2005-03-15 Dai Nippon Printing Co., Ltd. Substrate film, gas barrier film, and display using the same
US7140101B2 (en) * 2003-09-29 2006-11-28 Chipmos Technologies (Bermuda) Ltd. Method for fabricating anisotropic conductive substrate
US7378157B2 (en) * 2004-06-28 2008-05-27 Dai Nippon Printing Co., Ltd. Gas barrier film, and display substrate and display using the same

Also Published As

Publication number Publication date
EP1176641A2 (de) 2002-01-30
JP2002043468A (ja) 2002-02-08
US20020027022A1 (en) 2002-03-07
US7579553B2 (en) 2009-08-25
EP1176641A3 (de) 2004-06-30
DE60131934T2 (de) 2008-12-18
US7222420B2 (en) 2007-05-29
JP4023076B2 (ja) 2007-12-19
EP1176641B1 (de) 2007-12-19
US20040173890A1 (en) 2004-09-09

Similar Documents

Publication Publication Date Title
DE60131934D1 (de) Vor- und rückseitig elektrisch leitendes Substrat und seine Herstellung
DE60107020D1 (de) Silikonzusammensetzung und elektrisch leitfähige Silikonklebstoff
DE60107158D1 (de) Silikonzusammensetzungen und elektrisch leitfähiger Silikonklebstoff daraus
DE60141060D1 (de) Siliconzusammensetzung und elektrisch leitfähiger vernetzter Silicongegenstand
DE50007243D1 (de) Säschar
DE50007581D1 (de) Leiterfolie
DE60002023D1 (de) Leitfähige Silikongummi-Zusammensetzungen
DE69933596D1 (de) Nichtgesinterte Nickelelektrode
PT102682B (pt) Unidade de terminais
PT102624A (pt) Aparelho electrico
DE50203196D1 (de) Integrierte schaltung mit elektrischen verbindungselementen
DE60127902D1 (de) Elektrische Verbindungsanordnung
DK26798A (da) Elektrisk kredsløb
DE50115516D1 (de) Alkalimetallfluorzinkat und seine herstellung
AU2001275382A1 (en) Ringback detection circuit
DE69915065D1 (de) Reissnadel
PT102683B (pt) Unidade de terminais
ID25939A (id) Peralatan untuk memproduksi makanan kecil
DE50213513D1 (de) Elektrische Leitung
AU2003251561A1 (en) Knitted electrical conductor fabric
DE60013868D1 (de) Leitfähige zusammensetzung
DE60041033D1 (de) Elektrisch leitendes element
DE50001994D1 (de) Elektrische schaltungsanordnung
DE60122475D1 (de) Silikonzusammensetzung und daraus erhältlicher elektrisch leitender Silikonklebstoff
DE60004152D1 (de) Schaltungsanordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE