DE60136681D1 - Quellen-aktivierte Transaktionssperrung - Google Patents

Quellen-aktivierte Transaktionssperrung

Info

Publication number
DE60136681D1
DE60136681D1 DE60136681T DE60136681T DE60136681D1 DE 60136681 D1 DE60136681 D1 DE 60136681D1 DE 60136681 T DE60136681 T DE 60136681T DE 60136681 T DE60136681 T DE 60136681T DE 60136681 D1 DE60136681 D1 DE 60136681D1
Authority
DE
Germany
Prior art keywords
lockout
source
enabled transaction
transaction
enabled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60136681T
Other languages
English (en)
Inventor
Joseph B Rowlands
Mark D Hayter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Application granted granted Critical
Publication of DE60136681D1 publication Critical patent/DE60136681D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14Error detection or correction of the data by redundancy in operation
    • G06F11/1402Saving, restoring, recovering or retrying
    • G06F11/1405Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
DE60136681T 2000-10-06 2001-10-05 Quellen-aktivierte Transaktionssperrung Expired - Lifetime DE60136681D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/680,524 US7028115B1 (en) 2000-10-06 2000-10-06 Source triggered transaction blocking

Publications (1)

Publication Number Publication Date
DE60136681D1 true DE60136681D1 (de) 2009-01-08

Family

ID=24731461

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60136681T Expired - Lifetime DE60136681D1 (de) 2000-10-06 2001-10-05 Quellen-aktivierte Transaktionssperrung

Country Status (3)

Country Link
US (1) US7028115B1 (de)
EP (1) EP1195686B1 (de)
DE (1) DE60136681D1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7454536B1 (en) * 2003-09-30 2008-11-18 Emc Corporation Data system having a virtual queue
US7461190B2 (en) * 2005-08-11 2008-12-02 P.A. Semi, Inc. Non-blocking address switch with shallow per agent queues
US9176913B2 (en) 2011-09-07 2015-11-03 Apple Inc. Coherence switch for I/O traffic
US11422968B2 (en) * 2020-03-09 2022-08-23 Infineon Technologies LLC Methods, devices and systems for high speed serial bus transactions

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4785394A (en) * 1986-09-19 1988-11-15 Datapoint Corporation Fair arbitration technique for a split transaction bus in a multiprocessor computer system
GB9019022D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station or similar data processing system including interfacing means to microchannel means
US5546546A (en) * 1994-05-20 1996-08-13 Intel Corporation Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge
US5887146A (en) * 1995-08-14 1999-03-23 Data General Corporation Symmetric multiprocessing computer with non-uniform memory access architecture
US5778414A (en) 1996-06-13 1998-07-07 Racal-Datacom, Inc. Performance enhancing memory interleaver for data frame processing
US5999441A (en) 1997-02-14 1999-12-07 Advanced Micro Devices, Inc. Random access memory having bit selectable mask for memory writes
US6141715A (en) * 1997-04-03 2000-10-31 Micron Technology, Inc. Method and system for avoiding live lock conditions on a computer bus by insuring that the first retired bus master is the first to resubmit its retried transaction
US6076132A (en) * 1997-05-28 2000-06-13 Integrated Memory Logic, Inc. Arbitration method and circuit to increase access without increasing latency
US6092137A (en) * 1997-11-26 2000-07-18 Industrial Technology Research Institute Fair data bus arbitration system which assigns adjustable priority values to competing sources
US6704409B1 (en) * 1997-12-31 2004-03-09 Aspect Communications Corporation Method and apparatus for processing real-time transactions and non-real-time transactions
GB2341460B (en) * 1998-05-19 2003-02-19 Lsi Logic Corp Method and apparatus for arbitrating between requests for access to a shared resource
US6275885B1 (en) * 1998-09-30 2001-08-14 Compaq Computer Corp. System and method for maintaining ownership of a processor bus while sending a programmed number of snoop cycles to the processor cache
US6272522B1 (en) 1998-11-17 2001-08-07 Sun Microsystems, Incorporated Computer data packet switching and load balancing system using a general-purpose multiprocessor architecture
US6237055B1 (en) * 1998-12-03 2001-05-22 Intel Corporation Avoiding livelock when performing a long stream of transactions
US6480489B1 (en) 1999-03-01 2002-11-12 Sun Microsystems, Inc. Method and apparatus for data re-assembly with a high performance network interface
US6457077B1 (en) * 1999-06-10 2002-09-24 International Business Machines Corporation System for executing a current information transfer request even when current information transfer request exceeds current available capacity of a transit buffer
US6262594B1 (en) 1999-11-05 2001-07-17 Ati International, Srl Apparatus and method for configurable use of groups of pads of a system on chip
US6611906B1 (en) * 2000-04-30 2003-08-26 Hewlett-Packard Development Company, L.P. Self-organizing hardware processing entities that cooperate to execute requests
US6678767B1 (en) * 2000-10-06 2004-01-13 Broadcom Corp Bus sampling on one edge of a clock signal and driving on another edge

Also Published As

Publication number Publication date
EP1195686A2 (de) 2002-04-10
EP1195686B1 (de) 2008-11-26
US7028115B1 (en) 2006-04-11
EP1195686A3 (de) 2007-06-20

Similar Documents

Publication Publication Date Title
ATE290000T1 (de) Muscarinagonisten
ATE252099T1 (de) Biarylcarboxamide
DE60133295D1 (de) Sulphoniumsalz-verbindung
ATE312098T1 (de) Thiazinoxazolidinon
DE50114386D1 (de) Ng
DE60132401D1 (de) Tiefpassfilter
NO20030276D0 (no) Fremgangsmåte
ATE298751T1 (de) 7-oxopyridoryrimidine
ATE262530T1 (de) Indolochinazolinone
FI20002734A0 (fi) Maksujärjestelmä
AR028336A1 (es) 4-hidroxi-tetrahidropiridonas fenilsubstituidas
DE60109061D1 (de) Transaktionszertifizierung
AR028061A1 (es) 2-enamino-cetonitrilos fenil-substituidos
AR027931A1 (es) Antitranspirantes
AR027982A1 (es) Aril- y heteroarilsulfonatos
DE60143209D1 (de) Zweiport-demodulationseinrichtung
DE60136681D1 (de) Quellen-aktivierte Transaktionssperrung
ATE284887T1 (de) Thienopyrrolidinone
NO20024898L (no) Mutant bank
ATA7092001A (de) Skibindungseinstellgerät
FI4651U1 (fi) Kaivo
FI20001398A (fi) Kaivo
FI20002308A0 (fi) Saunan kiuas
AT500246B8 (de) Chokerring
FI20000249A0 (fi) Puhevälitteinen hyperlinkki

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: QUALCOMM INC., SAN DIEGO, CALIF., US