DE60139355D1 - Prognostische Zeitkalibrierung für Speichergeräte - Google Patents

Prognostische Zeitkalibrierung für Speichergeräte

Info

Publication number
DE60139355D1
DE60139355D1 DE60139355T DE60139355T DE60139355D1 DE 60139355 D1 DE60139355 D1 DE 60139355D1 DE 60139355 T DE60139355 T DE 60139355T DE 60139355 T DE60139355 T DE 60139355T DE 60139355 D1 DE60139355 D1 DE 60139355D1
Authority
DE
Germany
Prior art keywords
data
alignment
edge
pattern
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60139355T
Other languages
English (en)
Inventor
Brian Johnson
Brent Keeth
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of DE60139355D1 publication Critical patent/DE60139355D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration
DE60139355T 2000-05-10 2001-05-07 Prognostische Zeitkalibrierung für Speichergeräte Expired - Lifetime DE60139355D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/568,016 US6606041B1 (en) 2000-05-10 2000-05-10 Predictive timing calibration for memory devices

Publications (1)

Publication Number Publication Date
DE60139355D1 true DE60139355D1 (de) 2009-09-03

Family

ID=24269573

Family Applications (3)

Application Number Title Priority Date Filing Date
DE60139355T Expired - Lifetime DE60139355D1 (de) 2000-05-10 2001-05-07 Prognostische Zeitkalibrierung für Speichergeräte
DE60143726T Expired - Lifetime DE60143726D1 (de) 2000-05-10 2001-05-07 Prognostische Zeitkalibrierung für Speichergeräte
DE60132445T Expired - Lifetime DE60132445T2 (de) 2000-05-10 2001-05-07 Kalibrierung von bustaktsignalen für speicheranordnungen

Family Applications After (2)

Application Number Title Priority Date Filing Date
DE60143726T Expired - Lifetime DE60143726D1 (de) 2000-05-10 2001-05-07 Prognostische Zeitkalibrierung für Speichergeräte
DE60132445T Expired - Lifetime DE60132445T2 (de) 2000-05-10 2001-05-07 Kalibrierung von bustaktsignalen für speicheranordnungen

Country Status (10)

Country Link
US (2) US6606041B1 (de)
EP (3) EP1927988B1 (de)
JP (1) JP4649629B2 (de)
KR (1) KR100580740B1 (de)
CN (2) CN101320593A (de)
AT (3) ATE384327T1 (de)
AU (1) AU2001259571A1 (de)
DE (3) DE60139355D1 (de)
TW (1) TW588375B (de)
WO (1) WO2001085884A2 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7137048B2 (en) * 2001-02-02 2006-11-14 Rambus Inc. Method and apparatus for evaluating and optimizing a signaling system
US6735709B1 (en) * 2000-11-09 2004-05-11 Micron Technology, Inc. Method of timing calibration using slower data rate pattern
US7490275B2 (en) * 2001-02-02 2009-02-10 Rambus Inc. Method and apparatus for evaluating and optimizing a signaling system
US6873939B1 (en) 2001-02-02 2005-03-29 Rambus Inc. Method and apparatus for evaluating and calibrating a signaling system
US7058799B2 (en) * 2001-06-19 2006-06-06 Micron Technology, Inc. Apparatus and method for clock domain crossing with integrated decode
EP1865648B1 (de) 2001-10-22 2012-12-05 Rambus Inc. Phaseneinstellvorrichtung und Verfahren für ein Speicherbaustein-Signalisierungssystem
US6920540B2 (en) 2001-10-22 2005-07-19 Rambus Inc. Timing calibration apparatus and method for a memory device signaling system
US7469328B1 (en) * 2003-02-06 2008-12-23 Cisco Technology, Inc. Synchronization technique for high speed memory subsystem
US7076377B2 (en) * 2003-02-11 2006-07-11 Rambus Inc. Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit
US7590175B2 (en) * 2003-05-20 2009-09-15 Rambus Inc. DFE margin test methods and circuits that decouple sample and feedback timing
US7627029B2 (en) 2003-05-20 2009-12-01 Rambus Inc. Margin test methods and circuits
US7336749B2 (en) * 2004-05-18 2008-02-26 Rambus Inc. Statistical margin test methods and circuits
US7646835B1 (en) * 2003-11-17 2010-01-12 Rozas Guillermo J Method and system for automatically calibrating intra-cycle timing relationships for sampling signals for an integrated circuit device
US7400670B2 (en) 2004-01-28 2008-07-15 Rambus, Inc. Periodic calibration for communication channels by drift tracking
US7095789B2 (en) 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US8422568B2 (en) 2004-01-28 2013-04-16 Rambus Inc. Communication channel calibration for drift conditions
US6961862B2 (en) * 2004-03-17 2005-11-01 Rambus, Inc. Drift tracking feedback for communication channels
US7079446B2 (en) 2004-05-21 2006-07-18 Integrated Device Technology, Inc. DRAM interface circuits having enhanced skew, slew rate and impedance control
US8099638B2 (en) * 2004-11-12 2012-01-17 Ati Technologies Ulc Apparatus and methods for tuning a memory interface
US7509515B2 (en) * 2005-09-19 2009-03-24 Ati Technologies, Inc. Method and system for communicated client phase information during an idle period of a data bus
US7571267B1 (en) 2006-03-27 2009-08-04 Integrated Device Technology, Inc. Core clock alignment circuits that utilize clock phase learning operations to achieve accurate clocking of data derived from serial data streams having different relative skews
US7706996B2 (en) * 2006-04-21 2010-04-27 Altera Corporation Write-side calibration for data interface
US8504865B2 (en) * 2007-04-20 2013-08-06 Easic Corporation Dynamic phase alignment
TWI421694B (zh) * 2009-08-26 2014-01-01 Asustek Comp Inc 記憶體控制方法
US8943242B1 (en) 2012-03-30 2015-01-27 Integrated Device Technology Inc. Timing controllers having partitioned pipelined delay chains therein
US9846606B2 (en) * 2014-11-07 2017-12-19 Mediatek Inc. Storage device calibration methods and controlling device using the same
US9570128B2 (en) * 2014-11-14 2017-02-14 Cavium, Inc. Managing skew in data signals
US9607672B2 (en) 2014-11-14 2017-03-28 Cavium, Inc. Managing skew in data signals with adjustable strobe
US9502099B2 (en) 2014-11-14 2016-11-22 Cavium, Inc. Managing skew in data signals with multiple modes
CN108241586B (zh) * 2016-12-27 2020-03-06 慧荣科技股份有限公司 控制器电路与估计延迟补偿方法
KR102378384B1 (ko) * 2017-09-11 2022-03-24 삼성전자주식회사 불휘발성 메모리 장치의 동작 방법 및 메모리 컨트롤러의 동작 방법
CN109656846B (zh) * 2018-12-20 2020-11-17 湖南国科微电子股份有限公司 电子终端及存储器可用延时参数区间寻优方法与装置
US11210029B2 (en) 2020-05-18 2021-12-28 Micron Technology, Inc. Generating memory array control signals
US11361815B1 (en) 2020-12-24 2022-06-14 Winbond Electronics Corp. Method and memory device including plurality of memory banks and having shared delay circuit
CN117478107B (zh) * 2023-12-28 2024-02-27 芯光智网集成电路设计(无锡)有限公司 延迟校准方法、发送端及源同步通信系统

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4791404A (en) * 1986-03-03 1988-12-13 Tektronix, Inc. Predictive time base control circuit for a waveform system
US4755951A (en) * 1986-03-03 1988-07-05 Tektronix, Inc. Method and apparatus for digitizing a waveform
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5163162A (en) * 1990-11-14 1992-11-10 Ibm Corporation System and method for data recovery in multiple head assembly storage devices
US5266952A (en) * 1992-03-30 1993-11-30 Hughes Aircraft Company Feed forward predictive analog-to-digital converter
US5917760A (en) 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
US5953263A (en) 1997-02-10 1999-09-14 Rambus Inc. Synchronous memory device having a programmable register and method of controlling same
US6359815B1 (en) 1998-03-12 2002-03-19 Hitachi, Ltd. Data transmitter
US6041419A (en) 1998-05-27 2000-03-21 S3 Incorporated Programmable delay timing calibrator for high speed data interface
US6016282A (en) 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
US6349399B1 (en) * 1998-09-03 2002-02-19 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6430696B1 (en) * 1998-11-30 2002-08-06 Micron Technology, Inc. Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same

Also Published As

Publication number Publication date
US6674378B2 (en) 2004-01-06
CN1636248A (zh) 2005-07-06
ATE384327T1 (de) 2008-02-15
JP2003532969A (ja) 2003-11-05
WO2001085884A2 (en) 2001-11-15
TW588375B (en) 2004-05-21
AU2001259571A1 (en) 2001-11-20
DE60132445D1 (de) 2008-03-06
US6606041B1 (en) 2003-08-12
DE60132445T2 (de) 2008-08-14
EP1927988B1 (de) 2009-07-22
WO2001085884A3 (en) 2002-05-23
DE60143726D1 (de) 2011-02-03
ATE437438T1 (de) 2009-08-15
ATE492881T1 (de) 2011-01-15
CN101320593A (zh) 2008-12-10
US20030122696A1 (en) 2003-07-03
CN100407181C (zh) 2008-07-30
EP1282677A2 (de) 2003-02-12
KR100580740B1 (ko) 2006-05-15
EP2077558B1 (de) 2010-12-22
EP1927988A1 (de) 2008-06-04
KR20030013407A (ko) 2003-02-14
JP4649629B2 (ja) 2011-03-16
EP1282677B1 (de) 2008-01-16
EP2077558A1 (de) 2009-07-08

Similar Documents

Publication Publication Date Title
DE60139355D1 (de) Prognostische Zeitkalibrierung für Speichergeräte
US10515676B2 (en) Apparatuses and methods for determining a phase relationship between an input clock signal and a multiphase clock signal
JP4065234B2 (ja) 同期式チップーチップシステムのデータリカバリ装置
US8644096B2 (en) Command paths, apparatuses, memories, and methods for providing internal commands to a data path
KR20180129969A (ko) 명령 지연 조절 회로를 포함하는 장치 및 방법
JP2007072699A (ja) インターフェイス回路
JP2006190441A (ja) 同期式半導体装置用のレイテンシ制御装置及びレイテンシ制御方法
KR900005329A (ko) 위상판별 및 데이타 분리방법 및 장치
JPH10208469A (ja) 半導体メモリ装置
KR100589465B1 (ko) 반도체 장치 및 기록 매체
JP2013021396A (ja) 半導体装置及びその制御方法
JP3832548B2 (ja) 読出し専用メモリ装置
KR100766372B1 (ko) 반도체 메모리의 뱅크 제어장치 및 방법
JP2005339519A (ja) 再同期回路
US20150100814A1 (en) Semiconductor device and semiconductor systems including the same
US6891417B2 (en) Circuits and methods for alignment of signals in integrated circuits
JPH0431211B2 (de)
US11082049B2 (en) Semiconductor device
JP2009158043A (ja) 半導体集積回路及びその不安定ビットの検出方法
JP2876747B2 (ja) フレーム同期回路
KR20020096544A (ko) 반도체 메모리 장치 및 이 장치를 사용하는 시스템의데이터 페치 타이밍 설정 방법
JPH02230349A (ja) メモリ監視回路
KR20070016466A (ko) 데이터 출력 드라이버의 임피던스를 조정하는 반도체메모리 장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition