DE60142700D1 - Integrierter tessellator in einer graphikverarbeitungseinheit - Google Patents

Integrierter tessellator in einer graphikverarbeitungseinheit

Info

Publication number
DE60142700D1
DE60142700D1 DE60142700T DE60142700T DE60142700D1 DE 60142700 D1 DE60142700 D1 DE 60142700D1 DE 60142700 T DE60142700 T DE 60142700T DE 60142700 T DE60142700 T DE 60142700T DE 60142700 D1 DE60142700 D1 DE 60142700D1
Authority
DE
Germany
Prior art keywords
processing unit
graphic processing
integrated tester
tester
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60142700T
Other languages
English (en)
Inventor
Henry Moreton
Justin Legakis
Douglas Rogers
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp filed Critical Nvidia Corp
Application granted granted Critical
Publication of DE60142700D1 publication Critical patent/DE60142700D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T17/00—Three dimensional [3D] modelling, e.g. data description of 3D objects
    • G06T17/20—Finite element generation, e.g. wire-frame surface description, tesselation
    • G06T17/205—Re-meshing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T17/00—Three dimensional [3D] modelling, e.g. data description of 3D objects
    • G06T17/20—Finite element generation, e.g. wire-frame surface description, tesselation
DE60142700T 2000-11-21 2001-11-07 Integrierter tessellator in einer graphikverarbeitungseinheit Expired - Lifetime DE60142700D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/718,890 US6597356B1 (en) 2000-08-31 2000-11-21 Integrated tessellator in a graphics processing unit
PCT/US2001/045562 WO2002043011A1 (en) 2000-11-21 2001-11-07 An integrated tessellator in a graphics processing unit

Publications (1)

Publication Number Publication Date
DE60142700D1 true DE60142700D1 (de) 2010-09-09

Family

ID=24887969

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60142700T Expired - Lifetime DE60142700D1 (de) 2000-11-21 2001-11-07 Integrierter tessellator in einer graphikverarbeitungseinheit

Country Status (6)

Country Link
US (2) US6597356B1 (de)
EP (1) EP1350225B1 (de)
JP (1) JP4113776B2 (de)
AU (1) AU2002228718A1 (de)
DE (1) DE60142700D1 (de)
WO (1) WO2002043011A1 (de)

Families Citing this family (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9098297B2 (en) * 1997-05-08 2015-08-04 Nvidia Corporation Hardware accelerator for an object-oriented programming language
US6480205B1 (en) 1998-07-22 2002-11-12 Nvidia Corporation Method and apparatus for occlusion culling in graphics systems
US6844880B1 (en) 1999-12-06 2005-01-18 Nvidia Corporation System, method and computer program product for an improved programmable vertex processing model with instruction set
US6452595B1 (en) * 1999-12-06 2002-09-17 Nvidia Corporation Integrated graphics processing unit with antialiasing
US7209140B1 (en) 1999-12-06 2007-04-24 Nvidia Corporation System, method and article of manufacture for a programmable vertex processing model with instruction set
USRE42534E1 (en) * 2000-07-28 2011-07-12 Adrian Sfarti Bicubic surface real-time tesselation unit
US7245299B2 (en) * 2003-05-12 2007-07-17 Adrian Sfarti Bicubic surface real-time tesselation unit
US8692844B1 (en) 2000-09-28 2014-04-08 Nvidia Corporation Method and system for efficient antialiased rendering
US7136063B2 (en) * 2001-03-19 2006-11-14 Microsoft Corporation Triangle management in triangular meshes based on a tri-edge structure
EP1255227A1 (de) * 2001-04-27 2002-11-06 STMicroelectronics Limited Vertexindexverarbeitungsgerät
US6816161B2 (en) * 2002-01-30 2004-11-09 Sun Microsystems, Inc. Vertex assembly buffer and primitive launch buffer
GB2415118B (en) * 2002-05-10 2006-04-05 Imagination Tech Ltd An interface and method of interfacing between a parametic modelling unit and a polygon based rendering system
US6980209B1 (en) * 2002-06-14 2005-12-27 Nvidia Corporation Method and system for scalable, dataflow-based, programmable processing of graphics data
US7259765B2 (en) 2003-04-04 2007-08-21 S3 Graphics Co., Ltd. Head/data scheduling in 3D graphics
US7148888B2 (en) * 2003-04-04 2006-12-12 Via Technologies, Inc. Head/data request in 3D graphics
US8775997B2 (en) 2003-09-15 2014-07-08 Nvidia Corporation System and method for testing and configuring semiconductor functional circuits
US8788996B2 (en) 2003-09-15 2014-07-22 Nvidia Corporation System and method for configuring semiconductor functional circuits
US8732644B1 (en) 2003-09-15 2014-05-20 Nvidia Corporation Micro electro mechanical switch system and method for testing and configuring semiconductor functional circuits
US8711161B1 (en) 2003-12-18 2014-04-29 Nvidia Corporation Functional component compensation reconfiguration system and method
US7639252B2 (en) * 2004-08-11 2009-12-29 Ati Technologies Ulc Unified tessellation circuit and method therefor
US8723231B1 (en) 2004-09-15 2014-05-13 Nvidia Corporation Semiconductor die micro electro-mechanical switch management system and method
US8711156B1 (en) 2004-09-30 2014-04-29 Nvidia Corporation Method and system for remapping processing elements in a pipeline of a graphics processing unit
US7295204B2 (en) * 2004-12-14 2007-11-13 Adrian Sfarti Rapid zippering for real time tesselation of bicubic surfaces
US8021193B1 (en) * 2005-04-25 2011-09-20 Nvidia Corporation Controlled impedance display adapter
US8427496B1 (en) 2005-05-13 2013-04-23 Nvidia Corporation Method and system for implementing compression across a graphics bus interconnect
US7793029B1 (en) 2005-05-17 2010-09-07 Nvidia Corporation Translation device apparatus for configuring printed circuit board connectors
US7612775B2 (en) * 2005-07-28 2009-11-03 The Boeing Company Real-time conformal terrain rendering
US8412872B1 (en) 2005-12-12 2013-04-02 Nvidia Corporation Configurable GPU and method for graphics processing using a configurable GPU
US8417838B2 (en) 2005-12-12 2013-04-09 Nvidia Corporation System and method for configurable digital communication
US7483029B2 (en) * 2005-12-15 2009-01-27 Nvidia Corporation GPU having raster components configured for using nested boustrophedonic patterns to traverse screen areas
US9123173B2 (en) * 2005-12-15 2015-09-01 Nvidia Corporation Method for rasterizing non-rectangular tile groups in a raster stage of a graphics pipeline
US8698811B1 (en) 2005-12-15 2014-04-15 Nvidia Corporation Nested boustrophedonic patterns for rasterization
US9117309B1 (en) 2005-12-19 2015-08-25 Nvidia Corporation Method and system for rendering polygons with a bounding box in a graphics processor unit
US8390645B1 (en) 2005-12-19 2013-03-05 Nvidia Corporation Method and system for rendering connecting antialiased line segments
US7587082B1 (en) 2006-02-17 2009-09-08 Cognitech, Inc. Object recognition based on 2D images and 3D models
US8928676B2 (en) 2006-06-23 2015-01-06 Nvidia Corporation Method for parallel fine rasterization in a raster stage of a graphics pipeline
US8085264B1 (en) 2006-07-26 2011-12-27 Nvidia Corporation Tile output using multiple queue output buffering in a raster stage
US9070213B2 (en) * 2006-07-26 2015-06-30 Nvidia Corporation Tile based precision rasterization in a graphics pipeline
US7843468B2 (en) * 2006-07-26 2010-11-30 Nvidia Corporation Accellerated start tile search
US8427487B1 (en) 2006-11-02 2013-04-23 Nvidia Corporation Multiple tile output using interface compression in a raster stage
US8237738B1 (en) 2006-11-02 2012-08-07 Nvidia Corporation Smooth rasterization of polygonal graphics primitives
US8482567B1 (en) 2006-11-03 2013-07-09 Nvidia Corporation Line rasterization techniques
US7808512B1 (en) 2006-12-19 2010-10-05 Nvidia Corporation Bounding region accumulation for graphics rendering
US8203564B2 (en) * 2007-02-16 2012-06-19 Qualcomm Incorporated Efficient 2-D and 3-D graphics processing
US8724483B2 (en) 2007-10-22 2014-05-13 Nvidia Corporation Loopback configuration for bi-directional interfaces
US9064333B2 (en) 2007-12-17 2015-06-23 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US8780123B2 (en) 2007-12-17 2014-07-15 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US7928979B2 (en) 2008-02-01 2011-04-19 Microsoft Corporation Efficient geometric tessellation and displacement
US8643644B2 (en) * 2008-03-20 2014-02-04 Qualcomm Incorporated Multi-stage tessellation for graphics rendering
US8923385B2 (en) 2008-05-01 2014-12-30 Nvidia Corporation Rewind-enabled hardware encoder
US8681861B2 (en) 2008-05-01 2014-03-25 Nvidia Corporation Multistandard hardware video encoder
US8741798B2 (en) * 2008-05-29 2014-06-03 Emmett M. Cunningham Catalysts for hydrocarbon oxidation
US8120607B1 (en) * 2008-05-30 2012-02-21 Nvidia Corporation Boundary transition region stitching for tessellation
US8169437B1 (en) * 2008-07-09 2012-05-01 Nvidia Corporation Distributed tessellation topology generator
US20100164954A1 (en) * 2008-12-31 2010-07-01 Sathe Rahul P Tessellator Whose Tessellation Time Grows Linearly with the Amount of Tessellation
US8482560B2 (en) * 2008-12-31 2013-07-09 Intel Corporation Image forming techniques
US20110063309A1 (en) 2009-09-16 2011-03-17 Nvidia Corporation User interface for co-processing techniques on heterogeneous graphics processing units
US8537158B2 (en) * 2009-12-02 2013-09-17 Microsoft Corporation Parallel triangle tessellation
US9530189B2 (en) 2009-12-31 2016-12-27 Nvidia Corporation Alternate reduction ratios and threshold mechanisms for framebuffer compression
US9331869B2 (en) 2010-03-04 2016-05-03 Nvidia Corporation Input/output request packet handling techniques by a device specific kernel mode driver
US20110216068A1 (en) * 2010-03-08 2011-09-08 Sathe Rahul P Edge processing techniques
US9171350B2 (en) 2010-10-28 2015-10-27 Nvidia Corporation Adaptive resolution DGPU rendering to provide constant framerate with free IGPU scale up
KR101766383B1 (ko) * 2011-07-26 2017-08-09 한국전자통신연구원 지면 고도 데이터 다운 사이징 방법 및 이를 위한 장치
US9142060B2 (en) 2012-08-30 2015-09-22 Qualcomm Incorporated Computation reduced tessellation
US9082204B2 (en) 2012-08-30 2015-07-14 Qualcomm Incorporated Storage structures for stitching primitives in graphics processing
US9076260B2 (en) 2012-08-30 2015-07-07 Qualcomm Incorporated Stitching for primitives in graphics processing
US9305397B2 (en) 2012-10-24 2016-04-05 Qualcomm Incorporated Vertex order in a tessellation unit
US9607407B2 (en) 2012-12-31 2017-03-28 Nvidia Corporation Variable-width differential memory compression
US9591309B2 (en) 2012-12-31 2017-03-07 Nvidia Corporation Progressive lossy memory compression
CN109166587B (zh) * 2013-01-15 2023-02-03 韩国电子通信研究院 处理信道信号的编码/解码装置及方法
US9947084B2 (en) * 2013-03-08 2018-04-17 Nvidia Corporation Multiresolution consistent rasterization
US9710894B2 (en) 2013-06-04 2017-07-18 Nvidia Corporation System and method for enhanced multi-sample anti-aliasing
US9832388B2 (en) 2014-08-04 2017-11-28 Nvidia Corporation Deinterleaving interleaved high dynamic range image by using YUV interpolation
US10068372B2 (en) 2015-12-30 2018-09-04 Advanced Micro Devices, Inc. Method and apparatus for performing high throughput tessellation
DE112021000927T5 (de) 2020-01-29 2023-01-26 Uiarmor.Com Llc Systeme, Verfahren und Vorrichtungen für die Bildverarbeitung
US11127109B1 (en) 2020-03-23 2021-09-21 Samsung Electronics Co., Ltd. Methods and apparatus for avoiding lockup in a graphics pipeline
US11158031B1 (en) 2021-05-24 2021-10-26 ReportsNow, Inc. Systems, methods, and devices for image processing
WO2022250654A1 (en) * 2021-05-24 2022-12-01 Uiarmor.Com Llc Systems, methods, and devices for image processing
WO2023043993A1 (en) 2021-09-16 2023-03-23 Nvidia Corporation Displaced micro-meshes for ray and path tracing

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450342A (en) 1984-10-05 1995-09-12 Hitachi, Ltd. Memory device
US5179647A (en) * 1989-01-09 1993-01-12 Sun Microsystem, Inc. Method and apparatus for implementing adaptive forward differencing using integer arithmetic
US6000027A (en) 1992-08-25 1999-12-07 Texas Instruments Incorporated Method and apparatus for improved graphics/image processing using a processor and a memory
US5694143A (en) 1994-06-02 1997-12-02 Accelerix Limited Single chip frame buffer and graphics accelerator
KR100261076B1 (ko) 1995-11-09 2000-07-01 윤종용 범프 맵핑과 퐁 쉐이딩을 동시에 수행하는 렌더링방법 및 장치
JP4235987B2 (ja) 1996-12-19 2009-03-11 マグナチップセミコンダクター有限会社 ビデオフレームレンダリングエンジン
US5880736A (en) 1997-02-28 1999-03-09 Silicon Graphics, Inc. Method system and computer program product for shading
US5949424A (en) 1997-02-28 1999-09-07 Silicon Graphics, Inc. Method, system, and computer program product for bump mapping in tangent space
US5977997A (en) 1997-03-06 1999-11-02 Lsi Logic Corporation Single chip computer having integrated MPEG and graphical processors
US5995109A (en) * 1997-04-08 1999-11-30 Lsi Logic Corporation Method for rendering high order rational surface patches
US6304265B1 (en) * 1998-01-30 2001-10-16 Hewlett-Packard Company System for distinguishing front facing and back facing primitives in a computer graphics system using area calculations in homogeneous coordinates
AU3638699A (en) 1998-04-08 1999-10-25 Stellar Technologies, Ltd. Architecture for graphics processing
US5974168A (en) 1998-04-16 1999-10-26 International Business Machines Corporation Acquiring bump maps from curved objects
US6608625B1 (en) * 1998-10-14 2003-08-19 Hitachi, Ltd. Three dimensional graphic processor
US6347344B1 (en) * 1998-10-14 2002-02-12 Hitachi, Ltd. Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor
US6198488B1 (en) * 1999-12-06 2001-03-06 Nvidia Transform, lighting and rasterization system embodied on a single semiconductor platform

Also Published As

Publication number Publication date
JP4113776B2 (ja) 2008-07-09
US6597356B1 (en) 2003-07-22
US6906716B2 (en) 2005-06-14
EP1350225A4 (de) 2006-08-09
EP1350225A1 (de) 2003-10-08
US20040085313A1 (en) 2004-05-06
JP2004514973A (ja) 2004-05-20
WO2002043011A1 (en) 2002-05-30
EP1350225B1 (de) 2010-07-28
AU2002228718A1 (en) 2002-06-03

Similar Documents

Publication Publication Date Title
DE60142700D1 (de) Integrierter tessellator in einer graphikverarbeitungseinheit
DE60116906D1 (de) Detektionsverfahren in einer Kapselmaschine
DE69919145D1 (de) Stochastiches detailniveau in einer rechneranimation
ID30366A (id) Pakaian dalam sekali pakai
DE69914837D1 (de) Fähigkeitwert anordnung in einer Anrufzentrale
DE60136555D1 (de) Messverfahren und -vorrichtung , mit einer solchenrbeitungsverfahren
DE69942198D1 (de) Suchen in einer Datenbank
DE60015119D1 (de) Sättigung in einer Arithmetik-Einheit
DE10195927T1 (de) Verallgemeinerte Textlokalisation in Bildern
DE69929043D1 (de) Verbesserung bezüglich elektronischer badges
NO20032879D0 (no) Anordning for bruk i offshore-brönn
NO20024232L (no) Tredimensjonal navigering i en fremvisning
NO20006247D0 (no) Freseinnretning for anvendelse i et borehull
NO20030069D0 (no) Arrangement i en detektor
DE50106355D1 (de) Reflexions-Messteilung
DE50107554D1 (de) Dimensionierung einer supraleitenden Shimvorrichtung in einer supraleitenden Magnetanordnung
FI20010463A (fi) Vedenpoistolaite paperikoneessa tai vastaavassa
DE60112723D1 (de) Lssd schnittstelle
IT1319755B1 (it) Dispositivo integrato in configurazione emitter-switching e relativoprocesso di fabbricazione
ATE405423T1 (de) Fehlerdetektion in einer mikroelektromechanischen vorrichtung
FI20002153A (fi) Menetelmä ja sovitelma liotussäiliössä
PT1339152E (pt) Supressor de disrupcao numa interface de medicao
DE10195356T1 (de) Anordnung in einer Papiermaschine
DE69727807D1 (de) In einer monostabilen Schaltung verwendbare integrierte Vorrichtung
FI20001695A0 (fi) Järjestely arvokuljetuslaukussa