DE602004021667D1 - Vorrichtung und Verfahren zur Beschleunigung eines Sonderzweckprozessors - Google Patents

Vorrichtung und Verfahren zur Beschleunigung eines Sonderzweckprozessors

Info

Publication number
DE602004021667D1
DE602004021667D1 DE602004021667T DE602004021667T DE602004021667D1 DE 602004021667 D1 DE602004021667 D1 DE 602004021667D1 DE 602004021667 T DE602004021667 T DE 602004021667T DE 602004021667 T DE602004021667 T DE 602004021667T DE 602004021667 D1 DE602004021667 D1 DE 602004021667D1
Authority
DE
Germany
Prior art keywords
special purpose
purpose processor
processor
accelerating
gpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602004021667T
Other languages
English (en)
Inventor
Jen-Hsun Huang
Michael Brian Cox
Ziyad S Hakura
John D Montrym
Brad W Simeral
Brian Keith Langendorf
Blanton Scott Kephart
Frank R Diard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp filed Critical Nvidia Corp
Publication of DE602004021667D1 publication Critical patent/DE602004021667D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Image Generation (AREA)
  • Hardware Redundancy (AREA)
  • Advance Control (AREA)
  • Control Of Stepping Motors (AREA)
  • Image Processing (AREA)
DE602004021667T 2003-12-11 2004-11-12 Vorrichtung und Verfahren zur Beschleunigung eines Sonderzweckprozessors Active DE602004021667D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/732,445 US7053901B2 (en) 2003-12-11 2003-12-11 System and method for accelerating a special purpose processor

Publications (1)

Publication Number Publication Date
DE602004021667D1 true DE602004021667D1 (de) 2009-08-06

Family

ID=34523048

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004021667T Active DE602004021667D1 (de) 2003-12-11 2004-11-12 Vorrichtung und Verfahren zur Beschleunigung eines Sonderzweckprozessors

Country Status (5)

Country Link
US (1) US7053901B2 (de)
EP (1) EP1542160B1 (de)
AT (1) ATE434807T1 (de)
DE (1) DE602004021667D1 (de)
TW (1) TWI298454B (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7961194B2 (en) * 2003-11-19 2011-06-14 Lucid Information Technology, Ltd. Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system
US20090027383A1 (en) 2003-11-19 2009-01-29 Lucid Information Technology, Ltd. Computing system parallelizing the operation of multiple graphics processing pipelines (GPPLs) and supporting depth-less based image recomposition
US8497865B2 (en) 2006-12-31 2013-07-30 Lucid Information Technology, Ltd. Parallel graphics system employing multiple graphics processing pipelines with multiple graphics processing units (GPUS) and supporting an object division mode of parallel graphics processing using programmable pixel or vertex processing resources provided with the GPUS
US20070291040A1 (en) * 2005-01-25 2007-12-20 Reuven Bakalash Multi-mode parallel graphics rendering system supporting dynamic profiling of graphics-based applications and automatic control of parallel modes of operation
US20080094403A1 (en) * 2003-11-19 2008-04-24 Reuven Bakalash Computing system capable of parallelizing the operation graphics processing units (GPUs) supported on a CPU/GPU fusion-architecture chip and one or more external graphics cards, employing a software-implemented multi-mode parallel graphics rendering subsystem
US8085273B2 (en) 2003-11-19 2011-12-27 Lucid Information Technology, Ltd Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control
US7808499B2 (en) * 2003-11-19 2010-10-05 Lucid Information Technology, Ltd. PC-based computing system employing parallelized graphics processing units (GPUS) interfaced with the central processing unit (CPU) using a PC bus and a hardware graphics hub having a router
US20080079737A1 (en) * 2003-11-19 2008-04-03 Reuven Bakalash Multi-mode parallel graphics rendering and display system supporting real-time detection of mode control commands (MCCS) programmed within pre-profiled scenes of the graphics-based application
WO2006117683A2 (en) 2005-01-25 2006-11-09 Lucid Information Technology, Ltd. Graphics processing and display system employing multiple graphics cores on a silicon chip of monolithic construction
US7450120B1 (en) 2003-12-19 2008-11-11 Nvidia Corporation Apparatus, system, and method for Z-culling
US8490101B1 (en) * 2004-11-29 2013-07-16 Oracle America, Inc. Thread scheduling in chip multithreading processors
US20090096798A1 (en) * 2005-01-25 2009-04-16 Reuven Bakalash Graphics Processing and Display System Employing Multiple Graphics Cores on a Silicon Chip of Monolithic Construction
US7839854B2 (en) * 2005-03-08 2010-11-23 Thomas Alexander System and method for a fast, programmable packet processing system
US20070005852A1 (en) * 2005-06-30 2007-01-04 International Business Machines Corporation Graphical verification tool for packet-based interconnect bus
JP4327175B2 (ja) * 2005-07-12 2009-09-09 株式会社ソニー・コンピュータエンタテインメント マルチグラフィックプロセッサシステム、グラフィックプロセッサおよび描画処理方法
US8570331B1 (en) 2006-08-24 2013-10-29 Nvidia Corporation System, method, and computer program product for policy-based routing of objects in a multi-graphics processor environment
US8207972B2 (en) * 2006-12-22 2012-06-26 Qualcomm Incorporated Quick pixel rendering processing
US9489767B1 (en) 2007-12-13 2016-11-08 Nvidia Corporation Cull streams for fine-grained rendering predication
US8102393B1 (en) * 2007-12-13 2012-01-24 Nvidia Corporation Cull streams for fine-grained rendering predication
US8179394B1 (en) * 2007-12-13 2012-05-15 Nvidia Corporation Cull streams for fine-grained rendering predication
US8330762B2 (en) * 2007-12-19 2012-12-11 Advanced Micro Devices, Inc. Efficient video decoding migration for multiple graphics processor systems
US8395619B1 (en) * 2008-10-02 2013-03-12 Nvidia Corporation System and method for transferring pre-computed Z-values between GPUs
US10157492B1 (en) 2008-10-02 2018-12-18 Nvidia Corporation System and method for transferring pre-computed Z-values between GPUS
US8427474B1 (en) * 2008-10-03 2013-04-23 Nvidia Corporation System and method for temporal load balancing across GPUs
US8228337B1 (en) 2008-10-03 2012-07-24 Nvidia Corporation System and method for temporal load balancing across GPUs
TWI497396B (zh) * 2009-10-13 2015-08-21 Via Tech Inc 三維物件旋轉方法，與其對應的電腦系統和記錄媒體
US8941655B2 (en) 2011-09-07 2015-01-27 Qualcomm Incorporated Memory copy engine for graphics processing
TWI510056B (zh) * 2011-12-27 2015-11-21 Hon Hai Prec Ind Co Ltd 3d成像模組及3d成像方法
US9159156B2 (en) * 2012-05-14 2015-10-13 Nvidia Corporation Cull streams for fine-grained rendering predication
US10101982B2 (en) * 2013-01-31 2018-10-16 Htc Corporation Methods for application management in an electronic device supporting hardware acceleration
US11295506B2 (en) * 2015-09-16 2022-04-05 Tmrw Foundation Ip S. À R.L. Chip with game engine and ray trace engine
TWM518034U (zh) 2015-11-09 2016-03-01 zhi-liang Chen 倒立椅
US11301951B2 (en) 2018-03-15 2022-04-12 The Calany Holding S. À R.L. Game engine and artificial intelligence engine on a chip
US11625884B2 (en) 2019-06-18 2023-04-11 The Calany Holding S. À R.L. Systems, methods and apparatus for implementing tracked data communications on a chip

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5579455A (en) * 1993-07-30 1996-11-26 Apple Computer, Inc. Rendering of 3D scenes on a display using hierarchical z-buffer visibility
US5706478A (en) 1994-05-23 1998-01-06 Cirrus Logic, Inc. Display list processor for operating in processor and coprocessor modes
EP0740272A2 (de) * 1995-04-28 1996-10-30 Sun Microsystems, Inc. Verfahren und Einrichtung zur schnellen Darstellung eines dreidimensionalen Objektes
US5936641A (en) 1997-06-27 1999-08-10 Object Technology Licensing Corp Graphics hardware acceleration method, computer program, and system
US6184908B1 (en) * 1998-04-27 2001-02-06 Ati Technologies, Inc. Method and apparatus for co-processing video graphics data
US6247113B1 (en) 1998-05-27 2001-06-12 Arm Limited Coprocessor opcode division by data type
US6097400A (en) * 1998-06-01 2000-08-01 Ati Technologies, Inc. Method and apparatus for anti-aliasing post rendering of an image
US6646639B1 (en) * 1998-07-22 2003-11-11 Nvidia Corporation Modified method and apparatus for improved occlusion culling in graphics systems
US6323860B1 (en) * 1999-03-17 2001-11-27 Nvidia Corporation Circuit and method for deferring the binding of render states to primitives in a graphics system
US6624816B1 (en) 1999-09-10 2003-09-23 Intel Corporation Method and apparatus for scalable image processing
US6476808B1 (en) * 1999-10-14 2002-11-05 S3 Graphics Co., Ltd. Token-based buffer system and method for a geometry pipeline in three-dimensional graphics
US6452595B1 (en) 1999-12-06 2002-09-17 Nvidia Corporation Integrated graphics processing unit with antialiasing
US20030122820A1 (en) * 2001-12-31 2003-07-03 Doyle Peter L. Object culling in zone rendering

Also Published As

Publication number Publication date
US7053901B2 (en) 2006-05-30
TWI298454B (en) 2008-07-01
ATE434807T1 (de) 2009-07-15
US20050128203A1 (en) 2005-06-16
EP1542160B1 (de) 2009-06-24
EP1542160A1 (de) 2005-06-15
TW200529041A (en) 2005-09-01

Similar Documents

Publication Publication Date Title
DE602004021667D1 (de) Vorrichtung und Verfahren zur Beschleunigung eines Sonderzweckprozessors
ATE449388T1 (de) System und verfahren zur kontrastverbesserung eines bildes
ATE555608T1 (de) Verfahren und vorrichtung zur überwachung von aktivitäten eines benutzers
ATE525677T1 (de) Verfahren und vorrichtung zur bestimmung einer verbesserten konfiguration von hilfsstrukturen in einem maskenlayout
ATE392626T1 (de) Verfahren und vorrichtung zur ermittlung einer fahrzeuggeschwindigkeit
ATE538714T1 (de) Verfahren, system und software-anordnung zur bestimmung des elastizitätsmoduls
DE60328885D1 (de) Verfahren zur Beurteilung eines Krankheitzustandes mittels Nachweis von partikel- und nicht partikelgebundenen Nukleinsäuren in Blutplasma und -serum
DE69717201D1 (de) Verfahren zur Schätzung des Leistungsverbrauchs eines Mikroprozessors
DE602005004316D1 (de) Vorrichtung zur Beseitigung von Specklemustern in Laserprojektionssystemen
ATE355569T1 (de) Verfahren und vorrichtung für anti-aliasing durch überabtastung
DE69811832D1 (de) Verfahren zur Schätzung von Statistiken der Eigenschaften von durch eine Prozessorpipeline bearbeiteten Wechselwirkungen
ATE396450T1 (de) System und verfahren zur reduzierten ausführung von befehlen mit unzuverlässigen daten in einem spekulativen prozessor
ATE402120T1 (de) Verfahren und system zur behandlung von wasser
DE502005004569D1 (de) Verfahren und Vorrichtung zur Zugsignalisierung
DE602004011890D1 (de) Verfahren zur Neuverteilung von Objekten an Recheneinheiten
EA200500356A1 (ru) Способы обнаружения амниотической жидкости во влагалищном секрете и устройства для реализации указанных способов
ATE538436T1 (de) Verfahren zur zuführung von interrupts zu benutzermodustreibern
ATE407401T1 (de) Verfahren und vorrichtung zur erzeugung eines modussignals bei einem rechnersystem mit mehreren komponenten
EP1486869A3 (de) Gerät und Verfahren zur Koprozessorinitialisierung
ATE545658T1 (de) Verfahren zur behandlung von synovialsarkom
ATE508437T1 (de) Verfahren zur erzeugung eines zusammengesetzen bildes
DE602004020579D1 (de) Verfahren und System zur Konfiguration von Prozessor-integrierten Vorrichtungen in einem Mehrprozessorsystem
TW200739377A (en) Optical proximity correction on hardware or software platforms with graphical processing units
DE602008002994D1 (de) Verfahren und Vorrichtung zur Aktivierung und Deaktivierung eines Sperrmodus auf einem tragbaren elektronischen Gerät
DE60319003D1 (de) Verfahren zur Neuverteilung von Objekten an Recheneinheiten

Legal Events

Date Code Title Description
8364 No opposition during term of opposition