DE60228116D1 - Kontext-scheduling - Google Patents

Kontext-scheduling

Info

Publication number
DE60228116D1
DE60228116D1 DE60228116T DE60228116T DE60228116D1 DE 60228116 D1 DE60228116 D1 DE 60228116D1 DE 60228116 T DE60228116 T DE 60228116T DE 60228116 T DE60228116 T DE 60228116T DE 60228116 D1 DE60228116 D1 DE 60228116D1
Authority
DE
Germany
Prior art keywords
instruction
condition signals
logic
sampled
scheduling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60228116T
Other languages
English (en)
Inventor
John Wishneusky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE60228116D1 publication Critical patent/DE60228116D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
DE60228116T 2001-11-19 2002-11-13 Kontext-scheduling Expired - Lifetime DE60228116D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/989,482 US6901507B2 (en) 2001-11-19 2001-11-19 Context scheduling
PCT/US2002/036687 WO2003044658A2 (en) 2001-11-19 2002-11-13 Context scheduling

Publications (1)

Publication Number Publication Date
DE60228116D1 true DE60228116D1 (de) 2008-09-18

Family

ID=25535148

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60228116T Expired - Lifetime DE60228116D1 (de) 2001-11-19 2002-11-13 Kontext-scheduling

Country Status (8)

Country Link
US (2) US6901507B2 (de)
EP (1) EP1449071B1 (de)
AT (1) ATE403903T1 (de)
AU (1) AU2002361634A1 (de)
CA (1) CA2465015C (de)
DE (1) DE60228116D1 (de)
TW (1) TWI248019B (de)
WO (1) WO2003044658A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6047284A (en) 1997-05-14 2000-04-04 Portal Software, Inc. Method and apparatus for object oriented storage and retrieval of data from a relational database
US8099393B2 (en) 2002-03-22 2012-01-17 Oracle International Corporation Transaction in memory object store
US20040034759A1 (en) * 2002-08-16 2004-02-19 Lexra, Inc. Multi-threaded pipeline with context issue rules
DE102004059972B4 (de) * 2004-12-13 2010-07-01 Infineon Technologies Ag Thread-Scheduling-Verfahren, und Thread-List-Scheduler-Vorrichtung
US7713330B2 (en) * 2004-12-22 2010-05-11 Oreck Holdings, Llc Tower ionizer air cleaner
US7631132B1 (en) * 2004-12-27 2009-12-08 Unisys Corporation Method and apparatus for prioritized transaction queuing
US8223935B2 (en) 2005-04-30 2012-07-17 Oracle International Corporation Revenue management systems and methods
CA2613701C (en) 2005-06-28 2016-04-12 Alexander Rockel Revenue management system and method
AU2006275665A1 (en) 2005-07-28 2007-02-08 Oracle International Corporation Revenue management system and method
US8223777B2 (en) 2005-11-15 2012-07-17 Oracle International Corporation Gateway for achieving low latency and high availability in a real time event processing system
TW200945205A (en) * 2008-04-18 2009-11-01 Inventec Corp A divided disk command processing system and method thereof
US8561072B2 (en) * 2008-05-16 2013-10-15 Microsoft Corporation Scheduling collections in a scheduler
CN103761073A (zh) * 2014-01-08 2014-04-30 东南大学 一种面向ARMv7的基于推测的指令动态调度方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4975828A (en) 1987-08-05 1990-12-04 Cirrus Logic, Inc. Multi-channel data communications controller
US6728959B1 (en) * 1995-08-08 2004-04-27 Novell, Inc. Method and apparatus for strong affinity multiprocessor scheduling
US6073159A (en) * 1996-12-31 2000-06-06 Compaq Computer Corporation Thread properties attribute vector based thread selection in multithreading processor
US6092180A (en) 1997-11-26 2000-07-18 Digital Equipment Corporation Method for measuring latencies by randomly selected sampling of the instructions while the instruction are executed
EP0942366A2 (de) 1998-03-10 1999-09-15 Lucent Technologies Inc. Ereignisgesteuerte und zyklische Kontextsteuerungsvorrichtung und Prozessor, die diese benutzt
US6493741B1 (en) * 1999-10-01 2002-12-10 Compaq Information Technologies Group, L.P. Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit

Also Published As

Publication number Publication date
US20030097547A1 (en) 2003-05-22
ATE403903T1 (de) 2008-08-15
TWI248019B (en) 2006-01-21
CA2465015C (en) 2010-01-05
EP1449071B1 (de) 2008-08-06
TW200302979A (en) 2003-08-16
EP1449071A2 (de) 2004-08-25
US20060026596A1 (en) 2006-02-02
US6901507B2 (en) 2005-05-31
WO2003044658A3 (en) 2004-02-26
CA2465015A1 (en) 2003-05-30
AU2002361634A8 (en) 2003-06-10
AU2002361634A1 (en) 2003-06-10
WO2003044658A2 (en) 2003-05-30

Similar Documents

Publication Publication Date Title
DE60228116D1 (de) Kontext-scheduling
ATE514998T1 (de) Getaktete ports
WO2006095184A3 (en) Data processing system
DE60324992D1 (de) Register für datenuebertragung in einem multithreaded prozessor
ATE453894T1 (de) Vorrichtung und verfahren für einen automatischen thread-partition compiler
ATE447740T1 (de) Dynamisch erzeugtes betriebssystem für sensorennetze
WO2006083543A3 (en) Multithreading processor including thread scheduler based on instruction stall likelihood prediction
MY157557A (en) Hardware resource management within a data processing system
TW200834323A (en) Tier-based memory read/write micro-command scheduler
ATE554443T1 (de) Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren
CN106575220B (zh) 多个经集群极长指令字处理核心
CA2533741A1 (en) Programmable delayed dispatch in a multi-threaded pipeline
ATE463011T1 (de) Hierarchische prozessorarchitektur zur videoverarbeitung
TW200702985A (en) Method and system of changing a startup list of programs to determine whether computer system performance increases
WO2017016255A1 (zh) 微引擎的多发射指令并行处理方法及装置、存储介质
EP1808766A3 (de) Mikrocomputer mit Befehlscachespeicher
EP3550428A3 (de) Sichere spekulative befehlsausführung in einem datenverarbeitungssystem
EP1205840A3 (de) Haltsteuerung in einem Prozessor mit mehreren Pipelines
WO2007019134A3 (en) Apparatus and methods for maintenance task analysis
MX2008000623A (es) Sistema y metodo para controlar multiples hilos de ejecucion de programa dentro de un procesador de hilos de ejecucion multiples.
US8566566B2 (en) Vector processing of different instructions selected by each unit from multiple instruction group based on instruction predicate and previous result comparison
TW200729032A (en) Processing system and method for executing instructions
TW200634482A (en) Synchronizing registers
TW200517957A (en) Accessing configuration registers by automatically changing an index
EP3330848A3 (de) Erkennung von stapelspeicherüberlauf in einem multithread-prozessor

Legal Events

Date Code Title Description
8364 No opposition during term of opposition