DE60235516D1 - Verfahren und Schaltung zur Ausführung einer FIFO Struktur - Google Patents

Verfahren und Schaltung zur Ausführung einer FIFO Struktur

Info

Publication number
DE60235516D1
DE60235516D1 DE60235516T DE60235516T DE60235516D1 DE 60235516 D1 DE60235516 D1 DE 60235516D1 DE 60235516 T DE60235516 T DE 60235516T DE 60235516 T DE60235516 T DE 60235516T DE 60235516 D1 DE60235516 D1 DE 60235516D1
Authority
DE
Germany
Prior art keywords
implementing
circuit
fifo structure
fifo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60235516T
Other languages
English (en)
Inventor
Afshin D Momtaz
Xin Wang
Jun Cao
Armond Hairapetian
David Chung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Broadcom Corp
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Application granted granted Critical
Publication of DE60235516D1 publication Critical patent/DE60235516D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/106Details of pointers, i.e. structure of the address generators
DE60235516T 2001-09-17 2002-05-15 Verfahren und Schaltung zur Ausführung einer FIFO Struktur Expired - Lifetime DE60235516D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/956,374 US6696854B2 (en) 2001-09-17 2001-09-17 Methods and circuitry for implementing first-in first-out structure

Publications (1)

Publication Number Publication Date
DE60235516D1 true DE60235516D1 (de) 2010-04-15

Family

ID=25498151

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60235516T Expired - Lifetime DE60235516D1 (de) 2001-09-17 2002-05-15 Verfahren und Schaltung zur Ausführung einer FIFO Struktur

Country Status (3)

Country Link
US (6) US6696854B2 (de)
EP (1) EP1293888B1 (de)
DE (1) DE60235516D1 (de)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100414159B1 (ko) * 2001-06-15 2004-01-07 주식회사 성진씨앤씨 다채널 입력의 고화질 다중 화면 분할 장치 및 방법
US6696854B2 (en) * 2001-09-17 2004-02-24 Broadcom Corporation Methods and circuitry for implementing first-in first-out structure
JP2003249563A (ja) * 2002-02-26 2003-09-05 Toshiba Corp 半導体集積回路
US7409474B2 (en) * 2002-06-27 2008-08-05 Broadcom Corporation Method and system for rate adaptation
US6978344B2 (en) * 2002-12-18 2005-12-20 Lsi Logic Corporation Shift register control of a circular elasticity buffer
US7477716B2 (en) 2003-06-25 2009-01-13 Mosaid Technologies, Inc. Start up circuit for delay locked loop
US8386648B1 (en) * 2003-06-26 2013-02-26 Nvidia Corporation Hardware support system for accelerated disk I/O
US8683132B1 (en) 2003-09-29 2014-03-25 Nvidia Corporation Memory controller for sequentially prefetching data for a processor of a computer system
US8356142B1 (en) 2003-11-12 2013-01-15 Nvidia Corporation Memory controller for non-sequentially prefetching data for a processor of a computer system
US8700808B2 (en) * 2003-12-01 2014-04-15 Nvidia Corporation Hardware support system for accelerated disk I/O
US7130984B2 (en) * 2003-12-03 2006-10-31 Texas Instruments Incorporated First-in first-out memory system with shift register fill indication
US20050160215A1 (en) * 2004-01-20 2005-07-21 International Business Machines Corporation Flow through asynchronous elastic FIFO apparatus and method for implementing multi-engine parsing and authentication
CN100377077C (zh) * 2004-09-24 2008-03-26 上海芯华微电子有限公司 可旁通寄存器和使用该寄存器的流水线电路
US8356143B1 (en) 2004-10-22 2013-01-15 NVIDIA Corporatin Prefetch mechanism for bus master memory access
US7183819B2 (en) * 2004-12-30 2007-02-27 Lucent Technologies Inc. Method and circuit configuration for synchronous resetting of a multiple clock domain circuit
TW200705254A (en) * 2005-02-08 2007-02-01 Koninkl Philips Electronics Nv Low-power register array for fast shift calculations
US7372304B2 (en) * 2005-10-04 2008-05-13 Stmicroelectronics, Inc. System and method for glitch detection in a secure microcontroller
US7440351B2 (en) * 2005-10-25 2008-10-21 Promos Technologies Pte. Ltd. Wide window clock scheme for loading output FIFO registers
FR2899985A1 (fr) * 2006-04-13 2007-10-19 St Microelectronics Sa Dispositif de commande d'une memoire tampon
TWI325532B (en) * 2006-09-14 2010-06-01 Novatek Microelectronics Corp Controlling circuit and method for power saving
US7570534B2 (en) * 2007-02-15 2009-08-04 Apple Inc. Enqueue event first-in, first-out buffer (FIFO)
US20080240324A1 (en) * 2007-03-27 2008-10-02 Microsoft Corporation Independent Dispatch of Multiple Streaming Queues Via Reserved Time Slots
US8510485B2 (en) * 2007-08-31 2013-08-13 Apple Inc. Low power digital interface
US20090180335A1 (en) * 2008-01-15 2009-07-16 Sivaraman Chokkalingam Integrated circuit with reduced pointer uncertainly
JP5185697B2 (ja) * 2008-05-28 2013-04-17 ルネサスエレクトロニクス株式会社 表示装置、表示パネルドライバ、表示パネルの駆動方法、及び表示パネルドライバへの画像データ供給方法
JP2010045610A (ja) * 2008-08-13 2010-02-25 Toshiba Corp 半導体集積回路
US8356128B2 (en) * 2008-09-16 2013-01-15 Nvidia Corporation Method and system of reducing latencies associated with resource allocation by using multiple arbiters
US8370552B2 (en) * 2008-10-14 2013-02-05 Nvidia Corporation Priority based bus arbiters avoiding deadlock and starvation on buses that support retrying of transactions
US8698823B2 (en) * 2009-04-08 2014-04-15 Nvidia Corporation System and method for deadlock-free pipelining
TWI433163B (zh) * 2009-12-23 2014-04-01 Mstar Semiconductor Inc 記憶體控制器及其控制方法
US8850250B2 (en) 2010-06-01 2014-09-30 Intel Corporation Integration of processor and input/output hub
US8782456B2 (en) 2010-06-01 2014-07-15 Intel Corporation Dynamic and idle power reduction sequence using recombinant clock and power gating
US9146610B2 (en) * 2010-09-25 2015-09-29 Intel Corporation Throttling integrated link
US8054103B1 (en) * 2010-10-22 2011-11-08 Texas Instruments Incorporated Synchronous clock multiplexing and output-enable
US8832393B2 (en) * 2012-04-18 2014-09-09 Lsi Corporation Alignment for multiple FIFO pointers
US9569385B2 (en) 2013-09-09 2017-02-14 Nvidia Corporation Memory transaction ordering
KR102200489B1 (ko) * 2014-05-30 2021-01-11 삼성전자주식회사 비휘발성 메모리 장치 및 그것을 포함하는 저장 장치
US9940097B1 (en) * 2014-10-29 2018-04-10 Netronome Systems, Inc. Registered FIFO
US10775836B2 (en) * 2015-06-16 2020-09-15 Synopsys, Inc. Method for cycle accurate data transfer in a skewed synchronous clock domain
US10146719B2 (en) 2017-03-24 2018-12-04 Micron Technology, Inc. Semiconductor layered device with data bus
TWI658470B (zh) 2018-05-03 2019-05-01 智原科技股份有限公司 運用於雙倍資料率記憶體系統的先進先出電路
US10664432B2 (en) 2018-05-23 2020-05-26 Micron Technology, Inc. Semiconductor layered device with data bus inversion
US10964702B2 (en) 2018-10-17 2021-03-30 Micron Technology, Inc. Semiconductor device with first-in-first-out circuit
CN109799870B (zh) * 2018-12-29 2021-03-05 深圳云天励飞技术有限公司 一种时钟控制电路及控制方法
US11378999B2 (en) * 2019-12-23 2022-07-05 Intel Corporation Apparatus for generating synchronized clock signals, elec-tronic system, base station and mobile device
EP4033347B1 (de) 2020-08-12 2023-07-05 Changxin Memory Technologies, Inc. Fifo-speicher und speichervorrichtung
CN114077415A (zh) * 2020-08-12 2022-02-22 长鑫存储技术(上海)有限公司 先入先出存储器及存储装置
TWI771785B (zh) * 2020-10-29 2022-07-21 晶豪科技股份有限公司 資料先進先出(fifo)電路
US11493951B2 (en) * 2020-11-17 2022-11-08 Rockwell Collins, Inc. Precision latency control

Family Cites Families (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2961922A (en) * 1954-07-09 1960-11-29 Kalart Co Inc Combined photographic transparency and sound track carrier support frame
US2993301A (en) * 1955-06-03 1961-07-25 Siemens Ag Apparatus and process for making glass foil
US3302520A (en) * 1959-05-05 1967-02-07 A V Corp N V Photographic slides with sound track
US3691312A (en) * 1970-05-25 1972-09-12 Polaroid Corp Tape recording apparatus and system having a very thin cassette
US3839601A (en) * 1971-07-06 1974-10-01 Gakken Co Ltd Optical record sheet and device for reproducing sound therefrom
US4014604A (en) * 1973-10-01 1977-03-29 Kalart Victor Corporation Sound slide
GB1564021A (en) * 1975-10-18 1980-04-02 Ricoh Kk Recording reproducer
JPS5484471A (en) * 1977-12-19 1979-07-05 Toshiba Corp Anti-phase clock type ring counter
US4680460A (en) * 1981-02-27 1987-07-14 Drexler Technology Corporation System and method for making recordable wallet-size optical card
US4683371A (en) * 1981-02-27 1987-07-28 Drexler Technology Corporation Dual stripe optical data card
US4745268A (en) * 1981-02-27 1988-05-17 Drexler Technology Corporation Personal information card system
US4423482A (en) 1981-06-01 1983-12-27 Sperry Corporation FIFO Register with independent clocking means
US4592042A (en) * 1983-02-16 1986-05-27 Lemelson Jerome H Record card transducing apparatus and method
US4803654A (en) 1985-06-20 1989-02-07 General Datacomm Industries, Inc. Circular first-in, first out buffer system for generating input and output addresses for read/write memory independently
NL8503410A (nl) * 1985-12-11 1987-07-01 Philips Nv Inrichting voor het overdragen van informatie tussen een elektronische geheugenkaart en een dataverwerkende eenheid.
US4916687A (en) * 1986-05-13 1990-04-10 Canon Kabushiki Kaisha Apparatus for mounting and rotating an optical card for recording and/or reproducing information
JP2852049B2 (ja) * 1987-05-06 1999-01-27 日本電気アイシーマイコンシステム株式会社 シリアル列選択回路
US4904853A (en) * 1987-09-22 1990-02-27 Kabushiki Kaisha Astex Dual-function information-carrying sheet device
US5059774A (en) * 1987-10-15 1991-10-22 Ricoh Company, Ltd. Seek and track control for a rectangular optical card handling apparatus
US5045676A (en) * 1987-12-08 1991-09-03 Kime Milford B Optical media having interlaced data rings
US4812633A (en) * 1988-04-08 1989-03-14 Minnesota Mining And Manufacturing Company Optical data card
US5107099A (en) * 1989-04-24 1992-04-21 Smith Malcolm G Magnetic card reader and method
DE68916945T2 (de) 1989-04-28 1995-03-16 Ibm Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten.
US5423054A (en) * 1989-12-29 1995-06-06 Pitney Bowes Inc. Processor and read/write head incorporated in disk for communicating data to host directly from processor read/write head to read/write head of host disk drive
US5204852A (en) * 1990-02-17 1993-04-20 Victor Company Of Japan, Ltd. Optical disc-like recoding medium and manufacturing method thereof
GB9024084D0 (en) 1990-11-06 1990-12-19 Int Computers Ltd First-in-first-out buffer
CA2066936A1 (en) * 1991-05-16 1992-11-17 Donald Spector Compact disc package
US5388238A (en) 1992-07-24 1995-02-07 At&T Corp. System and method for monitoring the validity of circulating pointers in a FIFO memory
US5433035A (en) * 1992-09-15 1995-07-18 Bauer; Timothy R. Talking entertainment card
US5411259A (en) * 1992-11-23 1995-05-02 Hero, Inc. Video sports game system using trading cards
US5473756A (en) * 1992-12-30 1995-12-05 Intel Corporation FIFO buffer with full/empty detection by comparing respective registers in read and write circular shift registers
US5467464A (en) * 1993-03-09 1995-11-14 Apple Computer, Inc. Adaptive clock skew and duty cycle compensation for a serial data bus
US5417431A (en) * 1993-11-03 1995-05-23 Laservison Productions, Inc. Trading card with three-dimensional effect
US5506809A (en) * 1994-06-29 1996-04-09 Sharp Kabushiki Kaisha Predictive status flag generation in a first-in first-out (FIFO) memory device method and apparatus
US5480156A (en) * 1994-10-13 1996-01-02 The M2000 Group Inc. Squeezable talking trading cards
US5441278A (en) * 1994-11-01 1995-08-15 Nalder; Gregory T. Apparatus and method of playing an educational card game
US5579296A (en) * 1995-01-18 1996-11-26 Cyberwerks Interactive, L.L.C. Optically readable thin film digital data storage medium
US5757207A (en) * 1995-03-22 1998-05-26 Altera Corporation Programmable logic array integrated circuit incorporating a first-in first-out memory
AU6678096A (en) * 1995-07-20 1997-02-18 Novell, Inc. Transaction synchronization in a disconnectable computer and network
US5587672A (en) * 1995-09-25 1996-12-24 Neomagic Corp. Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller
DE29520805U1 (de) * 1995-12-19 1996-03-07 Wiest Peter P Scheibenförmiger Tonträger, insbesondere CD
IL116984A (en) * 1996-01-31 2000-07-26 Galileo Technology Ltd Multiple FIFO array and method of construction thereof
US5652838A (en) * 1996-05-20 1997-07-29 Lovett; Donna M. Smart disc cd-rom
US5878434A (en) * 1996-07-18 1999-03-02 Novell, Inc Transaction clash management in a disconnectable computer and network
US6101329A (en) 1997-02-18 2000-08-08 Lsi Logic Corporation System for comparing counter blocks and flag registers to determine whether FIFO buffer can send or receive data
US5960465A (en) * 1997-02-27 1999-09-28 Novell, Inc. Apparatus and method for directly accessing compressed data utilizing a compressed memory address translation unit and compression descriptor table
US5933826A (en) * 1997-03-21 1999-08-03 Novell, Inc. Method and apparatus for securing and storing executable content
US5950198A (en) * 1997-03-24 1999-09-07 Novell, Inc. Processes and apparatuses for generating file correspondency through replication and synchronization between target and source computers
US5901100A (en) * 1997-04-01 1999-05-04 Ramtron International Corporation First-in, first-out integrated circuit memory device utilizing a dynamic random access memory array for data storage implemented in conjunction with an associated static random access memory cache
US5956745A (en) * 1997-04-23 1999-09-21 Novell, Inc. System and method for automatically resizing a disk drive volume
US6016298A (en) * 1997-06-25 2000-01-18 Adivan High Tech Ag Calling card
US5924096A (en) * 1997-10-15 1999-07-13 Novell, Inc. Distributed database using indexed into tags to tracks events according to type, update cache, create virtual update log on demand
US6055285A (en) * 1997-11-17 2000-04-25 Qlogic Corporation Synchronization circuit for transferring pointer between two asynchronous circuits
JPH11328947A (ja) * 1998-05-18 1999-11-30 Nec Corp 大規模fifo回路
US6098139A (en) 1998-05-27 2000-08-01 3Com Corporation Frequency independent asynchronous clock crossing FIFO
US6043693A (en) * 1998-06-01 2000-03-28 3Dfx Interactive, Incorporated Multiplexed synchronization circuits for switching frequency synthesized signals
USD419152S (en) * 1999-02-11 2000-01-18 Shape Cd, Inc. Compact disk/mini disk
KR20020052669A (ko) * 2000-12-26 2002-07-04 윤종용 선입 선출 메모리 및 이 메모리의 플래그 신호 발생방법
US6327207B1 (en) * 2001-04-09 2001-12-04 Lsi Logic Corporation Synchronizing data operations across a synchronization boundary between different clock domains using two-hot encoding
US6696854B2 (en) * 2001-09-17 2004-02-24 Broadcom Corporation Methods and circuitry for implementing first-in first-out structure

Also Published As

Publication number Publication date
EP1293888A2 (de) 2003-03-19
EP1293888B1 (de) 2010-03-03
EP1293888A3 (de) 2006-08-23
US20040156250A1 (en) 2004-08-12
US6696854B2 (en) 2004-02-24
US20030052708A1 (en) 2003-03-20
US20050122815A1 (en) 2005-06-09
US6940306B2 (en) 2005-09-06
US6963221B2 (en) 2005-11-08
US20050128846A1 (en) 2005-06-16
US7167024B2 (en) 2007-01-23
US7205792B2 (en) 2007-04-17
US6963220B2 (en) 2005-11-08
US20050117428A1 (en) 2005-06-02
US20040158657A1 (en) 2004-08-12

Similar Documents

Publication Publication Date Title
DE60235516D1 (de) Verfahren und Schaltung zur Ausführung einer FIFO Struktur
DE50009311D1 (de) Otoplastik und verfahren zur fertigung einer otoplastik
DE60135286D1 (de) Verfahren und Schaltung zur Taktsteuerung
DE60112759D1 (de) Vorrichtungen und verfahren zur datenübertragung
DE60132586D1 (de) Verfahren und vorrichtung zur abtastratenwandlung
DE60140319D1 (de) Filtereinrichtung und verfahren zur herstellung einer filtereinrichtung
DE60127795D1 (de) System und Verfahren zur Metrik- und Statusdarstellung
DE60222139D1 (de) Mehrfachprotokollfeldgerät und verfahren zur kommunikation
DE10195954T1 (de) Elektronikvorrichtung und Verfahren zur Herstellung einer Elektronikvorrichtung
DE60222039D1 (de) Lithographisches Gerät mit Doppelisoliersystem und Verfahren zur Konfigurierung desselben
DE60130836D1 (de) Architektur und Verfahren zur Kontextumschaltung
DE60132046D1 (de) Paste, Anzeigevorrichtung und Verfahren zur Herstellung einer Anzeigevorrichtung
DE60222041D1 (de) Verfahren und Vorrichtung zur Meldung des Zustandes einer Netzwerkvorrichtung
DE60238438D1 (de) Positiv-resistzusammensetzung und verfahren zur ausbildung einer resiststruktur
DE1296359T1 (de) Verfahren und vorrichtung zur verwaltung einer halbleiter-herstellungsvorrichtung
DE50214785D1 (de) Abgasleitung und Verfahren zur Herstellung einer Abgasleitung
DE60226141D1 (de) Fifo-speicher system und verfahren dafür
DE60219335D1 (de) System und Verfahren zur Konfiguration von Netzwerkvorrichtungen
DE60223157D1 (de) Verfahren und vorrichtung zur nachrichtenübertragung
DE60016583D1 (de) Verfahren und vorrichtung zur protokollkonvertierung
DE60217752D1 (de) Verfahren und Vorrichtung zur Netzwerkverbindung
DE60207907D1 (de) Verfahren zur Herstellung einer Halbleiterschaltung
DE60210381D1 (de) Verfahren zur Registrierung einer Kennung und Photomaskensatz
DE60210879D1 (de) Verfahren zur Aufzeichnng einer Kennung und Photomaskensatz
DE50101042D1 (de) Verfahren zur eingabe einer zeichenfolge und vorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition