DE68900708D1 - Datenuebertragungsverarbeitungssystem. - Google Patents

Datenuebertragungsverarbeitungssystem.

Info

Publication number
DE68900708D1
DE68900708D1 DE8989302588T DE68900708T DE68900708D1 DE 68900708 D1 DE68900708 D1 DE 68900708D1 DE 8989302588 T DE8989302588 T DE 8989302588T DE 68900708 T DE68900708 T DE 68900708T DE 68900708 D1 DE68900708 D1 DE 68900708D1
Authority
DE
Germany
Prior art keywords
processing system
data transfer
transfer processing
data
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8989302588T
Other languages
English (en)
Inventor
Geoffrey Poskitt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Services Ltd
Original Assignee
Fujitsu Services Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Services Ltd filed Critical Fujitsu Services Ltd
Application granted granted Critical
Publication of DE68900708D1 publication Critical patent/DE68900708D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
DE8989302588T 1988-04-09 1989-03-16 Datenuebertragungsverarbeitungssystem. Expired - Fee Related DE68900708D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB888808353A GB8808353D0 (en) 1988-04-09 1988-04-09 Data processing system

Publications (1)

Publication Number Publication Date
DE68900708D1 true DE68900708D1 (de) 1992-02-27

Family

ID=10634876

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8989302588T Expired - Fee Related DE68900708D1 (de) 1988-04-09 1989-03-16 Datenuebertragungsverarbeitungssystem.

Country Status (6)

Country Link
US (1) US5151979A (de)
EP (1) EP0344886B1 (de)
AU (1) AU612814B2 (de)
DE (1) DE68900708D1 (de)
GB (1) GB8808353D0 (de)
ZA (1) ZA892189B (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03210649A (ja) * 1990-01-12 1991-09-13 Fujitsu Ltd マイクロコンピュータおよびそのバスサイクル制御方法
US5313621A (en) * 1990-05-18 1994-05-17 Zilog, Inc. Programmable wait states generator for a microprocessor and computer system utilizing it
US5426765A (en) * 1991-08-30 1995-06-20 Compaq Computer Corporation Multiprocessor cache abitration
US5269005A (en) * 1991-09-17 1993-12-07 Ncr Corporation Method and apparatus for transferring data within a computer system
US5524212A (en) * 1992-04-27 1996-06-04 University Of Washington Multiprocessor system with write generate method for updating cache
US5339440A (en) * 1992-08-21 1994-08-16 Hewlett-Packard Co. Wait state mechanism for a high speed bus which allows the bus to continue running a preset number of cycles after a bus wait is requested
CA2109043A1 (en) * 1993-01-29 1994-07-30 Charles R. Moore System and method for transferring data between multiple buses
ATE195381T1 (de) * 1994-06-17 2000-08-15 Advanced Micro Devices Inc Speicherübertragungsgeschwindigkeitsbegrenzung für pci-meister
US5634076A (en) * 1994-10-04 1997-05-27 Analog Devices, Inc. DMA controller responsive to transition of a request signal between first state and second state and maintaining of second state for controlling data transfer
US5873114A (en) * 1995-08-18 1999-02-16 Advanced Micro Devices, Inc. Integrated processor and memory control unit including refresh queue logic for refreshing DRAM during idle cycles
US5954811A (en) * 1996-01-25 1999-09-21 Analog Devices, Inc. Digital signal processor architecture
US5896543A (en) * 1996-01-25 1999-04-20 Analog Devices, Inc. Digital signal processor architecture
EP0887741B1 (de) * 1997-06-27 2005-04-13 Bull S.A. Schnittstellenbrücke zwischen einem Systembus und einem lokalen Bus zur Steuerung wenigstens eines Slave-Gerätes, wie ein ROM-Speicher
US6002882A (en) * 1997-11-03 1999-12-14 Analog Devices, Inc. Bidirectional communication port for digital signal processor
US6061779A (en) * 1998-01-16 2000-05-09 Analog Devices, Inc. Digital signal processor having data alignment buffer for performing unaligned data accesses
US6996016B2 (en) * 2003-09-30 2006-02-07 Infineon Technologies Ag Echo clock on memory system having wait information

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4045782A (en) * 1976-03-29 1977-08-30 The Warner & Swasey Company Microprogrammed processor system having external memory
US4484267A (en) * 1981-12-30 1984-11-20 International Business Machines Corporation Cache sharing control in a multiprocessor
US4648030A (en) * 1983-09-22 1987-03-03 Digital Equipment Corporation Cache invalidation mechanism for multiprocessor systems
US4807109A (en) * 1983-11-25 1989-02-21 Intel Corporation High speed synchronous/asynchronous local bus and data transfer method
US4908749A (en) * 1985-11-15 1990-03-13 Data General Corporation System for controlling access to computer bus having address phase and data phase by prolonging the generation of request signal
JPH0619760B2 (ja) * 1986-04-23 1994-03-16 日本電気株式会社 情報処理装置
US4961140A (en) * 1988-06-29 1990-10-02 International Business Machines Corporation Apparatus and method for extending a parallel synchronous data and message bus

Also Published As

Publication number Publication date
ZA892189B (en) 1989-11-29
AU612814B2 (en) 1991-07-18
EP0344886B1 (de) 1992-01-15
US5151979A (en) 1992-09-29
AU3253789A (en) 1989-10-12
EP0344886A1 (de) 1989-12-06
GB8808353D0 (en) 1988-05-11

Similar Documents

Publication Publication Date Title
DE3850347D1 (de) Leistungsdatenverarbeitungssystem.
DE3789757T2 (de) Datenübertragungsanlage.
DE68909426D1 (de) Datenverarbeitung und -uebertragung.
DE69022210D1 (de) Datenverarbeitungssystem.
DE3671557D1 (de) Datenverarbeitungsanlage.
DE3688022D1 (de) Datenverarbeitungsanlage.
DE3751356D1 (de) Informationsverarbeitungssystem.
DE3780475T2 (de) Informationsverarbeitungssystem.
FI865218A0 (fi) Databehandlingssystem.
DE3688824D1 (de) Datenverarbeitungssystem.
DE3689595T2 (de) Datenverarbeitungssystem.
DE3674307D1 (de) Datenverarbeitungsanlage.
DE3688232D1 (de) Datenverarbeitungssystem.
DE68900708D1 (de) Datenuebertragungsverarbeitungssystem.
DE3750702T2 (de) Datenverarbeitungssystem.
DE3680349D1 (de) Datenverarbeitungssystem.
DE3682307D1 (de) Mikroprogrammgesteuerte datenverarbeitungsanlage.
DE3850822D1 (de) Datenverarbeitungssystem.
DE3776598D1 (de) Datenverarbeitungsanlage.
NO875229D0 (no) Data-behandlingssystem.
DE68925003D1 (de) Belegdatenverarbeitungssystem.
DE69022195T2 (de) Digitales datenübertragungssystem.
DE68913056T2 (de) Bilddatenverarbeitung.
DE68923386D1 (de) Informationsverarbeitungssystem.
DE69014172D1 (de) Datenverarbeitungssystem.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee