DE68926385D1 - Methode und Hardware-Ausführung von komplexen Datentransferbefehlen - Google Patents
Methode und Hardware-Ausführung von komplexen DatentransferbefehlenInfo
- Publication number
- DE68926385D1 DE68926385D1 DE68926385T DE68926385T DE68926385D1 DE 68926385 D1 DE68926385 D1 DE 68926385D1 DE 68926385 T DE68926385 T DE 68926385T DE 68926385 T DE68926385 T DE 68926385T DE 68926385 D1 DE68926385 D1 DE 68926385D1
- Authority
- DE
- Germany
- Prior art keywords
- data transfer
- complex data
- transfer commands
- hardware execution
- execution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/3017—Runtime instruction translation, e.g. macros
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3816—Instruction alignment, e.g. cache line crossing
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29151088A | 1988-12-29 | 1988-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68926385D1 true DE68926385D1 (de) | 1996-06-05 |
DE68926385T2 DE68926385T2 (de) | 1996-11-07 |
Family
ID=23120589
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68926385T Expired - Fee Related DE68926385T2 (de) | 1988-12-29 | 1989-11-24 | Methode und Hardware-Ausführung von komplexen Datentransferbefehlen |
Country Status (4)
Country | Link |
---|---|
US (1) | US5291586A (de) |
EP (1) | EP0375950B1 (de) |
JP (1) | JPH02190930A (de) |
DE (1) | DE68926385T2 (de) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04260929A (ja) * | 1991-01-21 | 1992-09-16 | Mitsubishi Electric Corp | データ処理装置 |
JPH0650162U (ja) * | 1992-12-17 | 1994-07-08 | 古河電気工業株式会社 | 耐雷電線 |
JP3207591B2 (ja) * | 1993-03-19 | 2001-09-10 | 株式会社日立製作所 | キャッシュメモリを有する計算機の改良 |
US5584009A (en) * | 1993-10-18 | 1996-12-10 | Cyrix Corporation | System and method of retiring store data from a write buffer |
US5740398A (en) * | 1993-10-18 | 1998-04-14 | Cyrix Corporation | Program order sequencing of data in a microprocessor with write buffer |
US5471598A (en) * | 1993-10-18 | 1995-11-28 | Cyrix Corporation | Data dependency detection and handling in a microprocessor with write buffer |
US6219773B1 (en) | 1993-10-18 | 2001-04-17 | Via-Cyrix, Inc. | System and method of retiring misaligned write operands from a write buffer |
US5615402A (en) * | 1993-10-18 | 1997-03-25 | Cyrix Corporation | Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch |
US5542059A (en) * | 1994-01-11 | 1996-07-30 | Exponential Technology, Inc. | Dual instruction set processor having a pipeline with a pipestage functional unit that is relocatable in time and sequence order |
US5781750A (en) * | 1994-01-11 | 1998-07-14 | Exponential Technology, Inc. | Dual-instruction-set architecture CPU with hidden software emulation mode |
US5481684A (en) * | 1994-01-11 | 1996-01-02 | Exponential Technology, Inc. | Emulating operating system calls in an alternate instruction set using a modified code segment descriptor |
US5581717A (en) * | 1994-03-01 | 1996-12-03 | Intel Corporation | Decoding circuit and method providing immediate data for a micro-operation issued from a decoder |
DE69506623T2 (de) * | 1994-06-03 | 1999-07-22 | Motorola Inc | Datenprozessor mit einer Ausführungseinheit zur Durchführung von Ladebefehlen und Verfahren zu seinem Betrieb |
US5685009A (en) * | 1994-07-20 | 1997-11-04 | Exponential Technology, Inc. | Shared floating-point registers and register port-pairing in a dual-architecture CPU |
US5481693A (en) * | 1994-07-20 | 1996-01-02 | Exponential Technology, Inc. | Shared register architecture for a dual-instruction-set CPU |
US5781790A (en) * | 1995-12-29 | 1998-07-14 | Intel Corporation | Method and apparatus for performing floating point to integer transfers and vice versa |
US5896522A (en) * | 1996-12-31 | 1999-04-20 | Unisys Corporation | Selective emulation interpretation using transformed instructions |
US5878252A (en) * | 1997-06-27 | 1999-03-02 | Sun Microsystems, Inc. | Microprocessor configured to generate help instructions for performing data cache fills |
US6016532A (en) * | 1997-06-27 | 2000-01-18 | Sun Microsystems, Inc. | Method for handling data cache misses using help instructions |
US6035394A (en) * | 1998-02-17 | 2000-03-07 | International Business Machines Corporation | System for providing high performance speculative processing of complex load/store instructions by generating primitive instructions in the load/store unit and sequencer in parallel |
US7020879B1 (en) * | 1998-12-16 | 2006-03-28 | Mips Technologies, Inc. | Interrupt and exception handling for multi-streaming digital processors |
US6389449B1 (en) * | 1998-12-16 | 2002-05-14 | Clearwater Networks, Inc. | Interstream control and communications for multi-streaming digital processors |
US7257814B1 (en) | 1998-12-16 | 2007-08-14 | Mips Technologies, Inc. | Method and apparatus for implementing atomicity of memory operations in dynamic multi-streaming processors |
US6189082B1 (en) | 1999-01-29 | 2001-02-13 | Neomagic Corp. | Burst access of registers at non-consecutive addresses using a mapping control word |
US6408380B1 (en) * | 1999-05-21 | 2002-06-18 | Institute For The Development Of Emerging Architectures, L.L.C. | Execution of an instruction to load two independently selected registers in a single cycle |
US6820195B1 (en) * | 1999-10-01 | 2004-11-16 | Hitachi, Ltd. | Aligning load/store data with big/little endian determined rotation distance control |
DE19948100A1 (de) * | 1999-10-06 | 2001-04-12 | Infineon Technologies Ag | Prozessorsystem |
JP3669884B2 (ja) * | 1999-11-11 | 2005-07-13 | 富士通株式会社 | 処理装置 |
EP1311947B1 (de) * | 2000-07-14 | 2011-01-19 | MIPS Technologies, Inc. | Anweisungsabruf und -absendung in einem multi-thread-system |
US7472259B2 (en) * | 2000-12-06 | 2008-12-30 | Analog Devices, Inc. | Multi-cycle instructions |
US7043416B1 (en) * | 2001-07-27 | 2006-05-09 | Lsi Logic Corporation | System and method for state restoration in a diagnostic module for a high-speed microprocessor |
US7372928B1 (en) * | 2002-11-15 | 2008-05-13 | Cypress Semiconductor Corporation | Method and system of cycle slip framing in a deserializer |
US7073019B2 (en) * | 2002-12-11 | 2006-07-04 | Cypress Semiconductor Corporation | Method and apparatus for assembling non-aligned packet fragments over multiple cycles |
US7843922B1 (en) | 2002-12-18 | 2010-11-30 | Cypress Semiconductor Corporation | Method and apparatus for separation of control and data packets |
US7400620B1 (en) | 2002-12-19 | 2008-07-15 | Cypress Semiconductor Corporation | Method and apparatus for handling small packets |
US7324562B1 (en) | 2002-12-20 | 2008-01-29 | Cypress Semiconductor Corporation | Method and apparatus for introducing differential delay between virtually concatenated tributaries |
US7420975B1 (en) | 2002-12-20 | 2008-09-02 | Cypress Semiconductor Corporation | Method and apparatus for a high-speed frame tagger |
US7069407B1 (en) | 2002-12-20 | 2006-06-27 | Cypress Semiconductor Corporation | Method and apparatus for a multi-channel high speed framer |
US7493392B1 (en) | 2002-12-20 | 2009-02-17 | Cypress Semiconductor Corporation | Method and apparatus for assembly of virtually concatenated data |
JP6064993B2 (ja) * | 2012-03-30 | 2017-01-25 | 日本電気株式会社 | 演算処理装置、その演算処理方法、及び演算処理プログラム |
Family Cites Families (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1426749A (en) * | 1973-06-05 | 1976-03-03 | Burroughs Corp | Micro programme data processor having parallel instruction flow streams for plural level of subinstruction sets |
JPS51120147A (en) * | 1975-04-12 | 1976-10-21 | Nec Corp | Information processor |
JPS51144142A (en) * | 1975-06-06 | 1976-12-10 | Hitachi Ltd | Information processing |
US4168523A (en) * | 1975-11-07 | 1979-09-18 | Ncr Corporation | Data processor utilizing a two level microaddressing controller |
JPS6029126B2 (ja) * | 1977-01-14 | 1985-07-09 | 株式会社日立製作所 | デ−タ処理装置 |
US4199811A (en) * | 1977-09-02 | 1980-04-22 | Sperry Corporation | Microprogrammable computer utilizing concurrently operating processors |
US4298927A (en) * | 1978-10-23 | 1981-11-03 | International Business Machines Corporation | Computer instruction prefetch circuit |
US4307445A (en) * | 1978-11-17 | 1981-12-22 | Motorola, Inc. | Microprogrammed control apparatus having a two-level control store for data processor |
US4325120A (en) * | 1978-12-21 | 1982-04-13 | Intel Corporation | Data processing system |
US4315308A (en) * | 1978-12-21 | 1982-02-09 | Intel Corporation | Interface between a microprocessor chip and peripheral subsystems |
US4319324A (en) * | 1980-01-08 | 1982-03-09 | Honeywell Information Systems Inc. | Double word fetch system |
US4361869A (en) * | 1980-01-08 | 1982-11-30 | Honeywell Information Systems Inc. | Multimode memory system using a multiword common bus for double word and single word transfer |
US4415969A (en) * | 1980-02-07 | 1983-11-15 | Intel Corporation | Macroinstruction translator unit for use in a microprocessor |
US4367524A (en) * | 1980-02-07 | 1983-01-04 | Intel Corporation | Microinstruction execution unit for use in a microprocessor |
US4493020A (en) * | 1980-05-06 | 1985-01-08 | Burroughs Corporation | Microprogrammed digital data processor employing microinstruction tasking and dynamic register allocation |
US4384324A (en) * | 1980-05-06 | 1983-05-17 | Burroughs Corporation | Microprogrammed digital data processing system employing tasking at a microinstruction level |
US4370712A (en) * | 1980-10-31 | 1983-01-25 | Honeywell Information Systems Inc. | Memory controller with address independent burst mode capability |
US4438493A (en) * | 1981-07-06 | 1984-03-20 | Honeywell Information Systems Inc. | Multiwork memory data storage and addressing technique and apparatus |
US4472772A (en) * | 1981-08-03 | 1984-09-18 | Burroughs Corporation | High speed microinstruction execution apparatus |
US4491908A (en) * | 1981-12-01 | 1985-01-01 | Honeywell Information Systems Inc. | Microprogrammed control of extended integer and commercial instruction processor instructions through use of a data type field in a central processor unit |
HU186150B (en) * | 1982-10-29 | 1985-06-28 | Latszereszeti Eszkoezoek Gyara | Process for the removal electrolitically of nickel, chrome ot gold layers from the surface of copper or cupric alloys and equipemnt for carrying out the process |
US4569016A (en) * | 1983-06-30 | 1986-02-04 | International Business Machines Corporation | Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system |
US4862351A (en) * | 1983-09-01 | 1989-08-29 | Unisys Corporation | Method of executing called activities via depictor-linked low level language microcode, hardware logic, and high level language commands; and apparatus for same |
US4876639A (en) * | 1983-09-20 | 1989-10-24 | Mensch Jr William D | Method and circuitry for causing sixteen bit microprocessor to execute eight bit op codes to produce either internal sixteen bit operation or internal eight bit operation in accordance with an emulation bit |
US4947316A (en) * | 1983-12-29 | 1990-08-07 | International Business Machines Corporation | Internal bus architecture employing a simplified rapidly executable instruction set |
JPS6133546A (ja) * | 1984-07-25 | 1986-02-17 | Nec Corp | 情報処理装置 |
US4716545A (en) * | 1985-03-19 | 1987-12-29 | Wang Laboratories, Inc. | Memory means with multiple word read and single word write |
US4745547A (en) * | 1985-06-17 | 1988-05-17 | International Business Machines Corp. | Vector processing |
JPS6240740A (ja) * | 1985-08-16 | 1987-02-21 | Fujitsu Ltd | 半導体装置の絶縁物アイソレ−シヨン領域の形成方法 |
JPH0827716B2 (ja) * | 1985-10-25 | 1996-03-21 | 株式会社日立製作所 | データ処理装置及びデータ処理方法 |
US4992934A (en) * | 1986-12-15 | 1991-02-12 | United Technologies Corporation | Reduced instruction set computing apparatus and methods |
CA1278382C (en) * | 1986-12-15 | 1990-12-27 | Brian J. Sprague | Reduced instruction set computing apparatus and methods |
US5136696A (en) * | 1988-06-27 | 1992-08-04 | Prime Computer, Inc. | High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions |
JPH0748179B2 (ja) * | 1988-10-12 | 1995-05-24 | 日本電気株式会社 | データ処理装置 |
-
1989
- 1989-10-26 JP JP1277333A patent/JPH02190930A/ja active Granted
- 1989-11-24 DE DE68926385T patent/DE68926385T2/de not_active Expired - Fee Related
- 1989-11-24 EP EP89121740A patent/EP0375950B1/de not_active Expired - Lifetime
-
1992
- 1992-07-17 US US07/916,797 patent/US5291586A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0375950B1 (de) | 1996-05-01 |
JPH02190930A (ja) | 1990-07-26 |
DE68926385T2 (de) | 1996-11-07 |
EP0375950A3 (de) | 1991-12-18 |
EP0375950A2 (de) | 1990-07-04 |
US5291586A (en) | 1994-03-01 |
JPH0583932B2 (de) | 1993-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68926385T2 (de) | Methode und Hardware-Ausführung von komplexen Datentransferbefehlen | |
DE68928602D1 (de) | Datenübertragungssteuerungsverfahren | |
DK595887A (da) | Omstrukturerbar datamat med flere knuder og pipelining-funktion | |
KR890700244A (ko) | 비정렬 참조처리가 가능한 risc 컴퓨터 및 그 처리방법. | |
DE69031899T2 (de) | Befehlsmethode und Ausführungssystem | |
DK0445255T3 (da) | Behandling af tilstande og sygdom | |
DE68926189D1 (de) | Verarbeitungsverfahren von Layoutdaten | |
NO171933C (no) | Fremgangsmaate og system for halv-sekvensiell radiooverfoering av seismiske data | |
DE68927086D1 (de) | Datenvereinheitlichungssystem und -methode | |
DE69414592T2 (de) | Ausführung von datenverarbeitungsbefehlen | |
KR910010304A (ko) | 2개의 명령이 동시 실행 가능한 데이타 프로세서 | |
DE3750789D1 (de) | Datenverarbeitungssystem und -verfahren zur direkten und indirekten Ausführung von gleichmässig strukturierten Objekttypen. | |
KR890700300A (ko) | 제어유닛 및 그 제조방법 | |
NO165494C (no) | Aminosalter av lignosulfonater og anvendelse derav. | |
DK421488D0 (da) | Pyridiniumderivater og deres anvendelse | |
DE3889511T2 (de) | Speicherung von Grenzzeitüberschreitungen und Quittungsantworten nach Ein-/Ausgabebefehlen. | |
DE3877752T2 (de) | Kuehler und regelungsverfahren. | |
DE68926701D1 (de) | Datenverarbeitungsgerät zur parallelen Dekodierung und parallelen Ausführung von Befehlen mit variabler Wortlänge | |
DE3883582T2 (de) | Aufzeichnung und/oder Wiedergabe von Datensignalen. | |
DK240689A (da) | Tinholdige copolymerisater og anvendelse deraf | |
KR880700974A (ko) | 제1및 제2프로세서 사이에서 데이타를 교환하는 방법 | |
NO173189C (no) | Termotrope, aromatiske flytende-krystallinske polyestere og anvendelse av disse | |
KR880700965A (ko) | 데이타 입력 방법 | |
KR900011308A (ko) | 전전자 교환기의 하위레벨 제어장치 | |
DK394488D0 (da) | 5-pyrimidincarboxamider og behandling af leukaemi dermed |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |