DE69027932T2 - Cpu-pipeline mit registerfile-bypass durch adressvergleich bei aktualisierungen/zugriffen - Google Patents

Cpu-pipeline mit registerfile-bypass durch adressvergleich bei aktualisierungen/zugriffen

Info

Publication number
DE69027932T2
DE69027932T2 DE69027932T DE69027932T DE69027932T2 DE 69027932 T2 DE69027932 T2 DE 69027932T2 DE 69027932 T DE69027932 T DE 69027932T DE 69027932 T DE69027932 T DE 69027932T DE 69027932 T2 DE69027932 T2 DE 69027932T2
Authority
DE
Germany
Prior art keywords
accesses
updates
register file
address comparison
cpu pipeline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69027932T
Other languages
English (en)
Other versions
DE69027932D1 (de
Inventor
Stephen Olson
James Macdonald
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Electronics Inc
Original Assignee
Wang Laboratories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wang Laboratories Inc filed Critical Wang Laboratories Inc
Application granted granted Critical
Publication of DE69027932D1 publication Critical patent/DE69027932D1/de
Publication of DE69027932T2 publication Critical patent/DE69027932T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
DE69027932T 1989-09-11 1990-03-28 Cpu-pipeline mit registerfile-bypass durch adressvergleich bei aktualisierungen/zugriffen Expired - Fee Related DE69027932T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/405,794 US5123108A (en) 1989-09-11 1989-09-11 Improved cpu pipeline having register file bypass and working register bypass on update/access address compare
PCT/US1990/001643 WO1991003784A1 (en) 1989-09-11 1990-03-28 Improved cpu pipeline having register file bypass on update/access address compare

Publications (2)

Publication Number Publication Date
DE69027932D1 DE69027932D1 (de) 1996-08-29
DE69027932T2 true DE69027932T2 (de) 1997-02-27

Family

ID=23605267

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69027932T Expired - Fee Related DE69027932T2 (de) 1989-09-11 1990-03-28 Cpu-pipeline mit registerfile-bypass durch adressvergleich bei aktualisierungen/zugriffen

Country Status (7)

Country Link
US (1) US5123108A (de)
EP (1) EP0491693B1 (de)
JP (1) JP2840444B2 (de)
AU (1) AU643432B2 (de)
CA (1) CA2064819C (de)
DE (1) DE69027932T2 (de)
WO (1) WO1991003784A1 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0594546A (ja) * 1991-02-05 1993-04-16 American Teleph & Telegr Co <Att> デジタルプロセツサ
JPH04275628A (ja) * 1991-03-01 1992-10-01 Mitsubishi Electric Corp 演算処理装置
JP2693651B2 (ja) * 1991-04-30 1997-12-24 株式会社東芝 並列プロセッサー
US5488729A (en) * 1991-05-15 1996-01-30 Ross Technology, Inc. Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution
JPH0520066A (ja) * 1991-07-16 1993-01-29 Mitsubishi Electric Corp 並列計算機
JP2539974B2 (ja) * 1991-11-20 1996-10-02 富士通株式会社 情報処理装置におけるレジスタの読出制御方式
US5754814A (en) * 1992-02-28 1998-05-19 Oki Electric Industry Co., Ltd. Cache memory apparatus for reading data corresponding to input address information
JPH0612107A (ja) * 1992-06-02 1994-01-21 Mitsubishi Electric Corp シーケンス演算プロセッサおよびシーケンス演算処理装置
AU4219693A (en) * 1992-09-30 1994-04-14 Apple Computer, Inc. Inter-task buffer and connections
EP0650116B1 (de) * 1993-10-21 1998-12-09 Sun Microsystems, Inc. Gegenflusspipelineprozessor
US5704052A (en) * 1994-11-06 1997-12-30 Unisys Corporation Bit processing unit for performing complex logical operations within a single clock cycle
US5870581A (en) * 1996-12-20 1999-02-09 Oak Technology, Inc. Method and apparatus for performing concurrent write operations to a single-write-input register file and an accumulator register
US5799163A (en) * 1997-03-04 1998-08-25 Samsung Electronics Co., Ltd. Opportunistic operand forwarding to minimize register file read ports
US5996065A (en) * 1997-03-31 1999-11-30 Intel Corporation Apparatus for bypassing intermediate results from a pipelined floating point unit to multiple successive instructions
US5872986A (en) * 1997-09-30 1999-02-16 Intel Corporation Pre-arbitrated bypassing in a speculative execution microprocessor
US6131108A (en) * 1998-03-31 2000-10-10 Lsi Logic Corporation Apparatus, and associated method, for generating multi-bit length sequences
US6088784A (en) * 1999-03-30 2000-07-11 Sandcraft, Inc. Processor with multiple execution units and local and global register bypasses
ATE529802T1 (de) * 2000-02-09 2011-11-15 Texas Instruments Inc Datenverarbeitungsvorrichtung
US7206927B2 (en) * 2002-11-19 2007-04-17 Analog Devices, Inc. Pipelined processor method and circuit with interleaving of iterative operations
US20040249782A1 (en) * 2003-06-04 2004-12-09 International Business Machines Corporation Method and system for highly efficient database bitmap index processing
US20190377580A1 (en) * 2008-10-15 2019-12-12 Hyperion Core Inc. Execution of instructions based on processor and data availability
EP2996035A1 (de) 2008-10-15 2016-03-16 Hyperion Core, Inc. Datenverarbeitungsvorrichtung
TWI607375B (zh) * 2012-11-05 2017-12-01 義隆電子股份有限公司 提升處理器之數值比較效能方法及應用在電子裝置進行數值比較的處理器
US9569214B2 (en) * 2012-12-27 2017-02-14 Nvidia Corporation Execution pipeline data forwarding

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594682A (en) * 1982-12-22 1986-06-10 Ibm Corporation Vector processing
GB8401807D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Pipelined data processing apparatus
AU553416B2 (en) * 1984-02-24 1986-07-17 Fujitsu Limited Pipeline processing
JPS6386033A (ja) * 1986-09-30 1988-04-16 Fujitsu Ltd パイプライン処理方式
JPH0810430B2 (ja) * 1986-11-28 1996-01-31 株式会社日立製作所 情報処理装置
US4901267A (en) * 1988-03-14 1990-02-13 Weitek Corporation Floating point circuit with configurable number of multiplier cycles and variable divide cycle ratio

Also Published As

Publication number Publication date
US5123108A (en) 1992-06-16
CA2064819C (en) 2000-02-08
CA2064819A1 (en) 1991-03-12
EP0491693B1 (de) 1996-07-24
AU643432B2 (en) 1993-11-18
EP0491693A1 (de) 1992-07-01
JPH05503381A (ja) 1993-06-03
AU5353990A (en) 1991-04-08
JP2840444B2 (ja) 1998-12-24
WO1991003784A1 (en) 1991-03-21
DE69027932D1 (de) 1996-08-29

Similar Documents

Publication Publication Date Title
DE69027932T2 (de) Cpu-pipeline mit registerfile-bypass durch adressvergleich bei aktualisierungen/zugriffen
DE69032091D1 (de) Eingabesystem mit berührungsempfindlicher Widerstandsfilmtafel
DE69129565T2 (de) Hochleistungsfähiger Emulator mit Pipelining
DE69129919T2 (de) Verfahren zur Kompilierung von Rechnerbefehlen, um Cachespeicherleistung zu verbessern
DE69525294D1 (de) Registerdatei mit Multi-tasking Unterstützung
ITNA960032A0 (it) Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
DE69012071T2 (de) Ausfallsichere Haltevorrichtung für Treibwerke.
NO911461D0 (no) Avstandsholder med fjaer for innretning for kjernefysisk brensel.
DE69229667D1 (de) Simulierte cachespeicher-assoziativität
DE69113059D1 (de) Register zur übertragung von dateien eines multitor-registers.
DE69001943T2 (de) Torsionsdämpfer für Ladegebläse.
DE59009387D1 (de) Statischer Speicher mit Pipelineregistern.
DE69033240T2 (de) Rechner mit Pipeline-Struktur
KR900016864A (ko) 마이크로 프로세서용 상태 레지스터 장치
KR900012271A (ko) 레지스터뱅크회로
DE69032147D1 (de) Elektronisches Dateiensystem
DE69212650D1 (de) Glasfaserwicklung
DK94091D0 (da) Hdl-bindende proteiner
DE69013978D1 (de) Flüssigkeit für DTR-Photographie.
DE69026750T2 (de) Durch Blitzlicht schmelzbarer Toner
DE58905275D1 (de) Verladebruecke.
DE68921869T2 (de) Ein-/Ausgabebuscachespeicherung.
DE69212698D1 (de) Lichtempfindliche Vorrichtung mit nebeneinanderliegenden Leseregistern
KR940026609U (ko) 전자계산기를 겸한 주, 정차 메모기
KR910008054U (ko) 관로 점검기

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: LG SEMICON CO., LTD., CHEONGJU, KR

8327 Change in the person/name/address of the patent owner

Owner name: LG ELECTRONICS INC., SEOUL/SOUL, KR

8328 Change in the person/name/address of the agent

Representative=s name: COHAUSZ & FLORACK, 40472 DUESSELDORF

8339 Ceased/non-payment of the annual fee