DE69031220T2 - Hochgeschwindigkeitsmultiport-FIFO-Pufferschaltung - Google Patents

Hochgeschwindigkeitsmultiport-FIFO-Pufferschaltung

Info

Publication number
DE69031220T2
DE69031220T2 DE69031220T DE69031220T DE69031220T2 DE 69031220 T2 DE69031220 T2 DE 69031220T2 DE 69031220 T DE69031220 T DE 69031220T DE 69031220 T DE69031220 T DE 69031220T DE 69031220 T2 DE69031220 T2 DE 69031220T2
Authority
DE
Germany
Prior art keywords
high speed
buffer circuit
fifo buffer
speed multi
port fifo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69031220T
Other languages
English (en)
Other versions
DE69031220D1 (de
Inventor
Wolfgang Emil Dr Ing Denzel
Antonius J P Dr Ing Engbersen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69031220D1 publication Critical patent/DE69031220D1/de
Application granted granted Critical
Publication of DE69031220T2 publication Critical patent/DE69031220T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3027—Output queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection or protection within a single switching element
    • H04L49/501—Overload detection
    • H04L49/503—Policing
DE69031220T 1990-12-20 1990-12-20 Hochgeschwindigkeitsmultiport-FIFO-Pufferschaltung Expired - Fee Related DE69031220T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP90811013A EP0492025B1 (de) 1990-12-20 1990-12-20 Hochgeschwindigkeitsmultiport-FIFO-Pufferschaltung

Publications (2)

Publication Number Publication Date
DE69031220D1 DE69031220D1 (de) 1997-09-11
DE69031220T2 true DE69031220T2 (de) 1998-02-12

Family

ID=8205975

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69031220T Expired - Fee Related DE69031220T2 (de) 1990-12-20 1990-12-20 Hochgeschwindigkeitsmultiport-FIFO-Pufferschaltung

Country Status (4)

Country Link
US (1) US5224093A (de)
EP (1) EP0492025B1 (de)
JP (1) JPH0734183B2 (de)
DE (1) DE69031220T2 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5504913A (en) * 1992-05-14 1996-04-02 Apple Computer, Inc. Queue memory with self-handling addressing and underflow
US5388238A (en) * 1992-07-24 1995-02-07 At&T Corp. System and method for monitoring the validity of circulating pointers in a FIFO memory
GB2276739A (en) * 1993-03-30 1994-10-05 Ibm System for storing persistent and non-persistent queued data.
JPH07225727A (ja) * 1994-02-14 1995-08-22 Fujitsu Ltd 計算機システム
US5592472A (en) * 1994-10-27 1997-01-07 Hewlett-Packard Company High performance path allocation system and method for a fiber optic switch for a fiber optic network
US5740406A (en) * 1995-05-15 1998-04-14 Nvidia Corporation Method and apparatus for providing fifo buffer input to an input/output device used in a computer system
EP0748087A1 (de) 1995-06-09 1996-12-11 International Business Machines Corporation Zugriffsteuerungssystem eines gemeinsamen Pufferspeichers
US5894481A (en) * 1996-09-11 1999-04-13 Mcdata Corporation Fiber channel switch employing distributed queuing
US6031842A (en) * 1996-09-11 2000-02-29 Mcdata Corporation Low latency shared memory switch architecture
US6055616A (en) * 1997-06-25 2000-04-25 Sun Microsystems, Inc. System for efficient implementation of multi-ported logic FIFO structures in a processor
US6005849A (en) * 1997-09-24 1999-12-21 Emulex Corporation Full-duplex communication processor which can be used for fibre channel frames
US6304910B1 (en) 1997-09-24 2001-10-16 Emulex Corporation Communication processor having buffer list modifier control bits
US6047339A (en) * 1997-10-27 2000-04-04 Emulex Corporation Buffering data that flows between buses operating at different frequencies
US6967961B1 (en) * 1998-06-03 2005-11-22 Cisco Technology, Inc. Method and apparatus for providing programmable memory functions for bi-directional traffic in a switch platform
US6438102B1 (en) 1998-06-03 2002-08-20 Cisco Technology, Inc. Method and apparatus for providing asynchronous memory functions for bi-directional traffic in a switch platform
US6463485B1 (en) 1998-06-03 2002-10-08 Cisco Technology, Inc. System for providing cell bus management in a switch platform including a write port cell count in each of a plurality of unidirectional FIFO for indicating which FIFO be able to accept more cell
US6483850B1 (en) 1998-06-03 2002-11-19 Cisco Technology, Inc. Method and apparatus for routing cells having different formats among service modules of a switch platform
DE60119866T2 (de) 2000-09-27 2007-05-10 International Business Machines Corp. Vermittlungseinrichtung und verfahren mit getrennten Ausgangspuffern
EP1198098B1 (de) * 2000-09-27 2006-05-24 International Business Machines Corporation Vermittlungseinrichtung und verfahren mit getrennten Ausgangspuffern
KR100588947B1 (ko) * 2001-02-28 2006-06-14 인터내셔널 비지네스 머신즈 코포레이션 스위칭 장치 및 스위칭 방법
US6802036B2 (en) * 2001-11-19 2004-10-05 Sun Microsystems, Inc. High-speed first-in-first-out buffer
KR20060028706A (ko) * 2003-07-02 2006-03-31 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 메모리 디바이스 및 그 제공 방법
EP1811370A2 (de) * 2005-12-30 2007-07-25 STMicroelectronics Pvt. Ltd. FIFO-Speicherarchitektur mit Multiportfunktonalität
US8228328B1 (en) * 2006-11-03 2012-07-24 Nvidia Corporation Early Z testing for multiple render targets
US9824058B2 (en) * 2014-11-14 2017-11-21 Cavium, Inc. Bypass FIFO for multiple virtual channels

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
EP0299264A3 (de) * 1987-07-15 1991-03-20 Advanced Micro Devices, Inc. Warteschlangengerät für die Verarbeitung von Datenwörtern/Instruktionen variabler Länge in einem einzigen Taktzyklus
NL8702672A (nl) * 1987-11-09 1989-06-01 Philips Nv Serieel geheugen, alsmede beeldgeheugeninrichting en weergeeftoestel voorzien van een of meer seriele geheugens.
US4916658A (en) * 1987-12-18 1990-04-10 International Business Machines Corporation Dynamic buffer control
JPH02117243A (ja) * 1988-10-27 1990-05-01 Toshiba Corp パケット通信装置

Also Published As

Publication number Publication date
DE69031220D1 (de) 1997-09-11
EP0492025B1 (de) 1997-08-06
JPH0734183B2 (ja) 1995-04-12
US5224093A (en) 1993-06-29
JPH0581121A (ja) 1993-04-02
EP0492025A1 (de) 1992-07-01

Similar Documents

Publication Publication Date Title
DE69031220T2 (de) Hochgeschwindigkeitsmultiport-FIFO-Pufferschaltung
DE69118953T2 (de) Pufferschaltung
DE69130392T2 (de) Hochgeschwindigkeitspufferverwaltung
GB2246885B (en) Data output buffer circuit
DE69216773D1 (de) Ausgangspufferschaltung
DE69317213T2 (de) Ausgangspufferschaltungen
DE69115551D1 (de) Pufferschaltung
DE69129729D1 (de) FIFO-Puffer
DE69032035T2 (de) FIFO-Speicher
DE69122906D1 (de) FIFO-Puffer
DE69224572D1 (de) Geregelte BICMOS-Ausgangspufferschaltung
DE69030932D1 (de) Hochgeschwindiger digitaler Prozessor
DE69223676T2 (de) Ausgangspufferschaltung
DE69033954T2 (de) Aktiver hochgeschwindigkeitsbus
EP0440055A3 (en) High speed inverting hysteresis ttl buffer circuit
DE69121756T2 (de) Asynchrone Verzögerungsschaltung
DE69228450T2 (de) Schnelle Pufferschaltung
DE69027516T2 (de) Pufferschaltung
DE69110999D1 (de) Dynamische Pufferschaltung.
DE69126401T2 (de) Pufferschaltung
KR920003179A (ko) 비동기식 인터페이스 회로
KR930003783U (ko) 입력버퍼회로
KR900007629U (ko) 고속 씨모스 다이나믹 버퍼회로
KR940008386U (ko) 고속 데이타 처리 회로
KR940018175U (ko) 탄성 버퍼 회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee