DE69031291T2 - Testmethode, Testschaltung und integrierter Halbleiterschaltkreis mit Testschaltung - Google Patents

Testmethode, Testschaltung und integrierter Halbleiterschaltkreis mit Testschaltung

Info

Publication number
DE69031291T2
DE69031291T2 DE69031291T DE69031291T DE69031291T2 DE 69031291 T2 DE69031291 T2 DE 69031291T2 DE 69031291 T DE69031291 T DE 69031291T DE 69031291 T DE69031291 T DE 69031291T DE 69031291 T2 DE69031291 T2 DE 69031291T2
Authority
DE
Germany
Prior art keywords
circuit
test
integrated semiconductor
test circuit
test method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69031291T
Other languages
English (en)
Other versions
DE69031291D1 (de
Inventor
Hideo Tokuda
Tetsu Tanizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE69031291D1 publication Critical patent/DE69031291D1/de
Application granted granted Critical
Publication of DE69031291T2 publication Critical patent/DE69031291T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318569Error indication, logging circuits
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
DE69031291T 1989-05-19 1990-05-18 Testmethode, Testschaltung und integrierter Halbleiterschaltkreis mit Testschaltung Expired - Fee Related DE69031291T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12740189 1989-05-19

Publications (2)

Publication Number Publication Date
DE69031291D1 DE69031291D1 (de) 1997-09-25
DE69031291T2 true DE69031291T2 (de) 1997-12-18

Family

ID=14959079

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69031291T Expired - Fee Related DE69031291T2 (de) 1989-05-19 1990-05-18 Testmethode, Testschaltung und integrierter Halbleiterschaltkreis mit Testschaltung

Country Status (5)

Country Link
US (1) US5384533A (de)
EP (1) EP0398816B1 (de)
JP (1) JPH0394183A (de)
KR (1) KR930011423B1 (de)
DE (1) DE69031291T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5872448A (en) * 1991-06-18 1999-02-16 Lightspeed Semiconductor Corporation Integrated circuit architecture having an array of test cells providing full controlability for automatic circuit verification
JPH063424A (ja) * 1992-06-22 1994-01-11 Mitsubishi Electric Corp 集積回路装置、および集積回路装置に組込まれるテストデータ発生回路
JPH06249919A (ja) * 1993-03-01 1994-09-09 Fujitsu Ltd 半導体集積回路装置の端子間接続試験方法
JP3640671B2 (ja) * 1993-12-16 2005-04-20 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴイ 固定論理値を出力する手段の出力と回路の入力との間の接続を検査する装置及び方法
US6035262A (en) * 1994-06-27 2000-03-07 Tandem Computers Incorporated Real time observation serial scan test architecture
US5787096A (en) * 1996-04-23 1998-07-28 Micron Technology, Inc. Circuit and method for testing an integrated circuit
US5727001A (en) * 1996-08-14 1998-03-10 Micron Technology, Inc. Circuit and method for testing an integrated circuit
US5754559A (en) * 1996-08-26 1998-05-19 Micron Technology, Inc. Method and apparatus for testing integrated circuits
JP3384272B2 (ja) * 1997-02-27 2003-03-10 安藤電気株式会社 フェイルメモリ
US6223313B1 (en) 1997-12-05 2001-04-24 Lightspeed Semiconductor Corporation Method and apparatus for controlling and observing data in a logic block-based asic
US6611932B2 (en) 1997-12-05 2003-08-26 Lightspeed Semiconductor Corporation Method and apparatus for controlling and observing data in a logic block-based ASIC
US20040193977A1 (en) * 2001-12-20 2004-09-30 Cirrus Logic, Inc. Non-invasive, low pin count test circuits and methods utilizing emulated stress conditions
US6971045B1 (en) * 2002-05-20 2005-11-29 Cyress Semiconductor Corp. Reducing tester channels for high pinout integrated circuits
US7424417B2 (en) * 2002-11-19 2008-09-09 Broadcom Corporation System and method for clock domain grouping using data path relationships
US7460988B2 (en) * 2003-03-31 2008-12-02 Advantest Corporation Test emulator, test module emulator, and record medium storing program therein
JP4530703B2 (ja) * 2004-03-31 2010-08-25 川崎マイクロエレクトロニクス株式会社 半導体集積回路
US7500165B2 (en) 2004-10-06 2009-03-03 Broadcom Corporation Systems and methods for controlling clock signals during scan testing integrated circuits
JP2019061392A (ja) * 2017-09-26 2019-04-18 ルネサスエレクトロニクス株式会社 マイクロコントローラ及びマイクロコントローラの制御方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4244048A (en) * 1978-12-29 1981-01-06 International Business Machines Corporation Chip and wafer configuration and testing method for large-scale-integrated circuits
US4340857A (en) * 1980-04-11 1982-07-20 Siemens Corporation Device for testing digital circuits using built-in logic block observers (BILBO's)
US4404519A (en) * 1980-12-10 1983-09-13 International Business Machine Company Testing embedded arrays in large scale integrated circuits
US4459693A (en) * 1982-01-26 1984-07-10 Genrad, Inc. Method of and apparatus for the automatic diagnosis of the failure of electrical devices connected to common bus nodes and the like
JPS59150441A (ja) * 1983-02-03 1984-08-28 Toshiba Corp 半導体集積回路
GB8432533D0 (en) * 1984-12-21 1985-02-06 Plessey Co Plc Integrated circuits
US4660198A (en) * 1985-04-15 1987-04-21 Control Data Corporation Data capture logic for VLSI chips
US4710931A (en) * 1985-10-23 1987-12-01 Texas Instruments Incorporated Partitioned scan-testing system
US4710933A (en) * 1985-10-23 1987-12-01 Texas Instruments Incorporated Parallel/serial scan system for testing logic circuits
US4931722A (en) * 1985-11-07 1990-06-05 Control Data Corporation Flexible imbedded test system for VLSI circuits
KR900002770B1 (ko) * 1986-08-04 1990-04-30 미쓰비시 뎅끼 가부시끼가이샤 반도체 집적회로장치
JPH0627776B2 (ja) * 1986-08-04 1994-04-13 三菱電機株式会社 半導体集積回路装置
JP2628154B2 (ja) * 1986-12-17 1997-07-09 富士通株式会社 半導体集積回路
JPS63182585A (ja) * 1987-01-26 1988-07-27 Toshiba Corp テスト容易化機能を備えた論理回路
US4872169A (en) * 1987-03-06 1989-10-03 Texas Instruments Incorporated Hierarchical scan selection
JPH0820967B2 (ja) * 1987-09-25 1996-03-04 三菱電機株式会社 集積回路
JP2725258B2 (ja) * 1987-09-25 1998-03-11 三菱電機株式会社 集積回路装置
JPH01132980A (ja) * 1987-11-17 1989-05-25 Mitsubishi Electric Corp テスト機能付電子回路装置
JPH0746130B2 (ja) * 1988-05-19 1995-05-17 富士通株式会社 Lsiシステム
US5070296A (en) * 1990-06-22 1991-12-03 Honeywell Inc. Integrated circuit interconnections testing
DE4107172C2 (de) * 1991-03-06 1997-08-07 Siemens Ag Schaltungsanordnung zum Testen integrierter digitaler Schaltungen

Also Published As

Publication number Publication date
KR900019188A (ko) 1990-12-24
KR930011423B1 (ko) 1993-12-06
EP0398816A2 (de) 1990-11-22
EP0398816B1 (de) 1997-08-20
US5384533A (en) 1995-01-24
JPH0394183A (ja) 1991-04-18
DE69031291D1 (de) 1997-09-25
EP0398816A3 (de) 1992-03-25

Similar Documents

Publication Publication Date Title
DE69031551D1 (de) Integrierte Halbleiterschaltung und Testmethode dafür
DE69118952D1 (de) Halbleitervorrichtung mit integrierter Halbleiterschaltung und Betriebsverfahren dafür
KR910008793A (ko) 반도체장치 및 그 제조방법
DE3750674D1 (de) Halbleiterintegrierte Schaltung mit Prüffunktion.
DE3773078D1 (de) Integrierte halbleiterschaltung mit testschaltung.
KR910007164A (ko) 반도체장치 및 그 제조방법
DE68921269D1 (de) Integrierte Prüfschaltung.
KR900019215A (ko) 반도체장치 및 그의 제조방법
DE69029630D1 (de) Mehrfach umhüllte Halbleiteranordnung und Herstellungsverfahren dafür
DE69031291T2 (de) Testmethode, Testschaltung und integrierter Halbleiterschaltkreis mit Testschaltung
DE68928448D1 (de) Halbleitervorrichtung und Herstellungsverfahren
DE3689031T2 (de) Integrierte Halbleiterschaltung mit Prüfschaltung.
DE69016509T2 (de) Integrierte Halbleiterschaltungsanordnung mit Testschaltung.
KR890015418A (ko) 반도체 집적회로와 그 제조방법
DE69026899T2 (de) Integriertes Halbleiterschaltungsgerät mit Prüfschaltung
DE69034109D1 (de) Halbleiter-IC-Vorrichtung und deren Herstellungsverfahren
DE69526162D1 (de) Integrierte Halbleiterschaltung mit prüfbaren Blöcken
DE69023469D1 (de) Integrierte Schaltung und Herstellungsverfahren dafür.
KR900015301A (ko) 반도체장치 및 그 제조방법
KR900012360A (ko) 반도체 집적회로와 그 제조방법
KR900015277A (ko) 반도체장치 및 그 제조방법
KR900007103A (ko) 반도체 집적회로와 그 제조방법
KR900019242A (ko) 반도체장치 및 그 제조방법
KR890015360A (ko) 반도체장치 및 그 제조방법
KR900015310A (ko) 반도체장치와 그 제조방법

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee